

# R61509V

260k-color, 240RGB x 432-dot graphics liquid crystal controller driver for Amorphous-Silicon TFT Panel

REJxxxxxxx-xxxx

Rev.0.11

April 25, 2008

|                                                                    |    |
|--------------------------------------------------------------------|----|
| Description .....                                                  | 6  |
| Features .....                                                     | 7  |
| Power Supply Specifications .....                                  | 8  |
| Differences Between R61509 and R61509V .....                       | 9  |
| Block Diagram .....                                                | 10 |
| Block Function .....                                               | 11 |
| 1. <i>System Interface</i> .....                                   | 11 |
| 2. <i>External Display Interface (RGB, VSYNC interfaces)</i> ..... | 12 |
| 3. <i>Address Counter (AC)</i> .....                               | 12 |
| 4. <i>Graphics RAM (GRAM)</i> .....                                | 13 |
| 5. <i>Grayscale Voltage Generating Circuit</i> .....               | 13 |
| 6. <i>Liquid Crystal Drive Power Supply Circuit</i> .....          | 13 |
| 7. <i>Timing Generator</i> .....                                   | 13 |
| 8. <i>Oscillator (OSC)</i> .....                                   | 13 |
| 9. <i>Liquid crystal driver Circuit</i> .....                      | 13 |
| 10. <i>Internal Logic Power Supply Regulator</i> .....             | 13 |
| Pin Function .....                                                 | 14 |
| Pad Arrangement .....                                              | 19 |
| Pad coordinate .....                                               | 21 |
| Bump Arrangement .....                                             | 36 |
| Connection Example .....                                           | 37 |
| GRAM Address Map .....                                             | 38 |
| Instruction .....                                                  | 40 |

|                                                                                                                                       |           |
|---------------------------------------------------------------------------------------------------------------------------------------|-----------|
| <b>Outline .....</b>                                                                                                                  | <b>40</b> |
| <b>Instruction Data Format.....</b>                                                                                                   | <b>40</b> |
| <b>Index (IR) .....</b>                                                                                                               | <b>41</b> |
| <b>Display control .....</b>                                                                                                          | <b>41</b> |
| Device code read (R000h).....                                                                                                         | 41        |
| Driver Output Control (R001h).....                                                                                                    | 41        |
| LCD Drive Wave Control (R002h).....                                                                                                   | 42        |
| Entry Mode (R003h) .....                                                                                                              | 42        |
| Display Control 1 (R007h) .....                                                                                                       | 45        |
| Display Control 2 (R008h) .....                                                                                                       | 46        |
| Display Control 3 (R009h) .....                                                                                                       | 48        |
| 8 Color Control (R00Bh).....                                                                                                          | 49        |
| External Display Interface Control 1 (R00Ch) .....                                                                                    | 50        |
| External Display Interface Control 2 (R00Fh) .....                                                                                    | 52        |
| Panel Interface Control 1 (R010h).....                                                                                                | 53        |
| Panel Interface Control 2 (R011h).....                                                                                                | 55        |
| Panel Interface Control 3 (R012h).....                                                                                                | 56        |
| Panel Interface Control 4 (R013h).....                                                                                                | 58        |
| Panel Interface Control 5 (R014h).....                                                                                                | 59        |
| Panel Interface Control 6 (R020h).....                                                                                                | 60        |
| Panel Interface Control 7 (R021h).....                                                                                                | 62        |
| Panel Interface Control 8 (R022h).....                                                                                                | 63        |
| Panel Interface Control 9 (R023h).....                                                                                                | 65        |
| Frame Marker Control (R090h).....                                                                                                     | 66        |
| <b>Power Control.....</b>                                                                                                             | <b>67</b> |
| Power Control 1 (R100h).....                                                                                                          | 67        |
| Power Control 2 (R101h).....                                                                                                          | 69        |
| Power Control3 (R102h) .....                                                                                                          | 73        |
| Power Control 4 (R103h).....                                                                                                          | 74        |
| <b>RAM Access.....</b>                                                                                                                | <b>75</b> |
| RAM Address Set (Horizontal Address) (R200h) RAM Address Set (Vertical Address) (R201h) .....                                         | 75        |
| GRAM Data Write (R202h).....                                                                                                          | 76        |
| GRAM Data Read (R202h).....                                                                                                           | 77        |
| NVM Data Read / NVM Data Write (R280h).....                                                                                           | 78        |
| <b>Window Address Control.....</b>                                                                                                    | <b>81</b> |
| Window Horizontal RAM Address Start (R210h), Window Horizontal RAM Address End (R211h) .....                                          | 81        |
| Window Vertical RAM Address Start (R212h), Window Vertical RAM Address End (R213h) .....                                              | 81        |
| <b><math>\gamma</math> Control .....</b>                                                                                              | <b>82</b> |
| $\gamma$ Control 1 ~ 14 (R300h to R309h) .....                                                                                        | 82        |
| <b>Base Image Display Control.....</b>                                                                                                | <b>84</b> |
| Base Image Number of Line (R400h).....                                                                                                | 84        |
| Base Image Display Control (R401h).....                                                                                               | 84        |
| Base Image Vertical Scroll Control (R404h) .....                                                                                      | 84        |
| <b>Partial Display Control.....</b>                                                                                                   | <b>88</b> |
| Partial Image 1: Display Position (R500h), RAM Address 1 (Start Line Address) (R501h), RAM Address 1 (End Line Address) (R502h) ..... | 88        |
| <b>Pin Control.....</b>                                                                                                               | <b>89</b> |
| Test Register (Software Reset) (R600h).....                                                                                           | 89        |

|                                                                                                       |     |
|-------------------------------------------------------------------------------------------------------|-----|
| <i>NVM Control</i> .....                                                                              | 90  |
| <i>NVM Access Control 1 (R6F0h), NVM Access Control 2 (R6F1h), NVM Access Control 3 (R6F2h)</i> ..... | 90  |
| Instruction List .....                                                                                | 92  |
| Reset Function .....                                                                                  | 93  |
| Basic Mode Operation of the R61509V.....                                                              | 95  |
| Interface and Data Format .....                                                                       | 96  |
| System Interface.....                                                                                 | 99  |
| <i>80-System 18-bit Bus Interface</i> .....                                                           | 100 |
| <i>80-System 16-bit Bus Interface</i> .....                                                           | 101 |
| <i>80-System 9-bit Bus Interface</i> .....                                                            | 104 |
| <i>Data Transfer Synchronization in 9-bit Bus Interface Operation</i> .....                           | 105 |
| <i>80-System 8-bit Bus Interface</i> .....                                                            | 106 |
| <i>Serial Interface</i> .....                                                                         | 109 |
| VSYNC Interface.....                                                                                  | 112 |
| <i>Notes to VSYNC Interface Operation</i> .....                                                       | 114 |
| FMARK Interface .....                                                                                 | 116 |
| <i>FMP Setting Example</i> .....                                                                      | 120 |
| RGB Interface .....                                                                                   | 121 |
| <i>RGB Interface</i> .....                                                                            | 121 |
| <i>Polarities of VSYNCX, HSYNCX, ENABLE, and DOTCLK Signals</i> .....                                 | 122 |
| <i>Setting Example of Display Control Clock in RGB Interface Operation</i> .....                      | 123 |
| <i>RGB Interface Timing</i> .....                                                                     | 124 |
| <i>16-/18-Bit RGB Interface Timing</i> .....                                                          | 124 |
| <i>RAM access via system interface in RGB interface operation</i> .....                               | 125 |
| <i>16-Bit RGB Interface</i> .....                                                                     | 126 |
| <i>18-bit RGB Interface</i> .....                                                                     | 127 |
| <i>Notes to RGB Interface Operation</i> .....                                                         | 128 |
| RAM Address and Display Position on the Panel .....                                                   | 129 |
| <i>Instruction Setting Example</i> .....                                                              | 132 |
| Window Address Function .....                                                                         | 134 |
| Scan Mode Setting .....                                                                               | 135 |
| 8-Color Display Mode .....                                                                            | 136 |
| Frame-Frequency Adjustment Function .....                                                             | 137 |
| <i>Relationship between Liquid Crystal Drive Duty and Frame Frequency</i> .....                       | 137 |

|                                                                                   |     |
|-----------------------------------------------------------------------------------|-----|
| Partial Display Function .....                                                    | 139 |
| Liquid Crystal Panel Interface Timing .....                                       | 140 |
| <i>Internal Clock Operation</i> .....                                             | 140 |
| <i>RGB Interface Operation</i> .....                                              | 141 |
| $\gamma$ Correction Function.....                                                 | 142 |
| <i><math>\gamma</math> Correction Function</i> .....                              | 142 |
| <i><math>\gamma</math> Correction Circuit</i> .....                               | 142 |
| <i><math>\gamma</math> Correction Registers</i> .....                             | 143 |
| <i>Reference level adjustment registers</i> .....                                 | 143 |
| <i>Interpolation Registers</i> .....                                              | 145 |
| <i>Frame Memory Data and the Grayscale Voltage</i> .....                          | 148 |
| Power Supply Generating Circuit .....                                             | 149 |
| <i>Power Supply Circuit Connection Example 1 (VCI = VCIOUT)</i> .....             | 149 |
| <i>Power Supply Circuit Connection Example 2 (VCI = VCI Direct Input)</i> .....   | 150 |
| Specifications of Power-supply Circuit External Elements .....                    | 151 |
| Voltage Setting Pattern Diagram .....                                             | 152 |
| <i>Liquid Crystal Application Voltage Waveform and Electrical Potential</i> ..... | 153 |
| VCOMH and VREG1OUT Voltage Adjustment Sequence .....                              | 154 |
| NVM Control .....                                                                 | 155 |
| <i>NVM Load (Register Resetting) Sequence</i> .....                               | 156 |
| <i>NVM Write Sequence</i> .....                                                   | 157 |
| <i>NVM Erase Sequence</i> .....                                                   | 158 |
| Power Supply Setting Sequence .....                                               | 159 |
| Notes to Power Supply ON Sequence .....                                           | 161 |
| Instruction Setting Sequence and Refresh Sequence .....                           | 162 |
| <i>Display ON/OFF Sequences and Refresh Sequence</i> .....                        | 162 |
| <i>Shutdown Mode Sequences</i> .....                                              | 163 |
| <i>Partial Display Setting</i> .....                                              | 166 |
| Absolute Maximum Ratings .....                                                    | 167 |
| Electrical Characteristics .....                                                  | 168 |
| <i>DC Characteristics</i> .....                                                   | 168 |
| <i>Step-up Circuit Characteristics</i> .....                                      | 170 |
| <i>Internal Reference Voltage: Condition</i> .....                                | 170 |
| <i>Power Supply Voltage Range</i> .....                                           | 171 |
| <i>Output Voltage Range</i> .....                                                 | 171 |
| <i>AC Characteristics</i> .....                                                   | 172 |

|                                                                              |                   |
|------------------------------------------------------------------------------|-------------------|
| <i>Clock Characteristics .....</i>                                           | <i>172</i>        |
| <i>80-system 18-/16-/9-/8-bit Bus interface Timing Characteristics .....</i> | <i>172</i>        |
| <i>Clock Synchronous Serial Interface Timing Characteristics.....</i>        | <i>173</i>        |
| <i>RGB Interface Timing Characteristics.....</i>                             | <i>173</i>        |
| <i>LCD Driver Output Characteristics.....</i>                                | <i>174</i>        |
| <i>Reset Timing Characteristics .....</i>                                    | <i>174</i>        |
| <b><i>Notes to Electrical Characteristics.....</i></b>                       | <b><i>175</i></b> |
| <b><i>Test Circuits.....</i></b>                                             | <b><i>176</i></b> |
| <b><i>Timing Characteristics.....</i></b>                                    | <b><i>177</i></b> |
| <i>80-system Bus Interface.....</i>                                          | <i>177</i>        |
| <i>Clock Synchronous Serial Interface.....</i>                               | <i>178</i>        |
| <i>Reset Operation .....</i>                                                 | <i>178</i>        |
| <i>LCD Driver and VCOM Output Characteristics .....</i>                      | <i>179</i>        |

## Description

The R61509V is a single-chip liquid crystal controller driver LSI for a-Si TFT panel, incorporating RAM for a maximum 240 RGB x 432 dot graphics display, gate driver, source driver and power supply circuits. For efficient data transfer, the R61509V supports high-speed interface via 8-/9-/16-/18-bit ports as system interface to the microcomputer. As moving picture interface, the R61509V also supports RGB interface (VSYNCX, HSYNCX, DOTCLK, ENABLE and DB17-0).

The power supply circuit incorporates step-up circuit and voltage follower circuit to generate TFT liquid crystal panel drive voltages.

The R61509V's power management functions such as 8-color display and shut down and so on make this LSI an ideal driver for the medium or small sized portable products with color display systems such as digital cellular phones or small PDAs, where long battery life is a major concern.

## Features

- A single-chip controller driver incorporating a gate circuit and a power supply circuit for a maximum 240RGB x 432dots graphics display on amorphous TFT panel in 262k colors
- System interface
  - High-speed interfaces via 8-, 9-, 16-, 18-bit parallel ports
  - Clock synchronous serial interface
- Moving picture display interface
  - 16-/18-bit RGB interface (VSYNCX, HSYNCX, DOTCLK, ENABLE, DB17-0)
  - VSYNC interface (System interface + VSYNCX)
  - FMARK interface (System interface + FMARK)
- Window address function to specify a rectangular area in the internal RAM to write data
- Write data within a rectangular area in the internal RAM via moving picture interface
  - Reduce data transfer by specifying the area in the RAM to rewrite data
  - Enable displaying the data in the still picture RAM area with a moving picture simultaneously
- Abundant color display and drawing functions
  - Programmable for 262k-color display
  - Partial display function
- Low -power consumption architecture (allowing direct input of interface I/O power supply)
  - Shut down function
  - 8-color display function

Input power supply voltages: IOVCC (interface I/O power supply)

VCC (logic regulator power supply)

VCI (liquid crystal analog circuit power supply)

- Incorporates a liquid crystal drive power supply circuit
  - Source driver liquid crystal drive/VCOM power supply: DDVDH  
VCL
  - Gate drive power supply: VGH  
VGL
  - VCOM drive (VCOM power supply): VCOMH  
VCOML
- Liquid crystal power supply startup sequencer
- TFT storage capacitance: Cst only (common VCOM formula)
- 233,280-byte internal RAM
- Internal 720-channel source driver and 432-channel gate driver
- Single-chip solution for COG module with the arrangement of gate circuits on both sides of the glass substrate
- Internal NVM
  - User identification code: 8 bits
  - VCOM level adjustment: 7 bits x 2. Rewriting is available up to 5 times

## Power Supply Specifications

**Table 1**

| No. | Item                            |                                                    | R61509V                                                                                                                                                                                                                |
|-----|---------------------------------|----------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1   | TFT data lines                  |                                                    | 720 output                                                                                                                                                                                                             |
| 2   | TFT gate lines                  |                                                    | 432 output                                                                                                                                                                                                             |
| 3   | TFT display storage capacitance |                                                    | Cst only (Common VCOM formula)                                                                                                                                                                                         |
| 4   | Liquid crystal drive output     | S1~S720                                            | V0 ~ V63 grayscales                                                                                                                                                                                                    |
|     |                                 | G1~G432                                            | VGH-VGL                                                                                                                                                                                                                |
|     |                                 | VCOM                                               | Change VCOMH-VCOML amplitude with electronic volume<br>Change VCOMH with either electronic volume or from VCOMR                                                                                                        |
| 5   | Input voltage                   | IOVCC<br>(interface voltage)                       | 1.65V ~ 3.3V<br>Power supply to IM0_ID, IM1-2, RESETX, DB17-0, RDX, SDI, SDO, WR_SCL, RS, CSX, VSYNCX, HSYNCX, DOTCLK, ENABLE, FMARK<br>Connect to VCC and VCI on the FPC when the electrical potentials are the same. |
|     |                                 | VCC<br>(logic regulator power supply)              | 2.5V ~ 3.3V<br>Connect to IOVCC and VCI on the FPC when the electrical potentials are the same.                                                                                                                        |
|     |                                 | VCI<br>(liquid crystal drive power supply voltage) | 2.5V ~ 3.3V<br>Connect to IOVCC and VCC on the FPC when the electrical potentials are the same.                                                                                                                        |
| 6   | Liquid crystal drive voltages   | DDVDH                                              | 4.5 ~ 6.0V (VCI1 x 2)                                                                                                                                                                                                  |
|     |                                 | VGH                                                | 10 ~ 18.0 V (VCI1 x 5, 6)                                                                                                                                                                                              |
|     |                                 | VGL                                                | -4.5 ~ -13.5V (VCI1 x -3, -4, -5)                                                                                                                                                                                      |
|     |                                 | VGH-VGL                                            | max. 28V                                                                                                                                                                                                               |
|     |                                 | VCL                                                | -1.9 ~ -3.0V (VCI1 x -1)                                                                                                                                                                                               |
|     |                                 | VCI-VCL                                            | max. 6V                                                                                                                                                                                                                |

See “DC characteristics” in Chapter “Electrical Characteristics” for voltage spec.

Difference Between R61509 and R61509V

2008.04.18

| Index       | Command                            | Code                                             | Function                                                  | R61509                                              | R61509V                                                                                      |
|-------------|------------------------------------|--------------------------------------------------|-----------------------------------------------------------|-----------------------------------------------------|----------------------------------------------------------------------------------------------|
| (Pin)       | System Interface                   | IM2=0=011, TRI=1, DFM=0                          | 8bit 3 transfer (2bit=8bit=8bit)                          | Supported                                           | Deleted                                                                                      |
| R000h       | Device Code Read                   |                                                  |                                                           | 1509H                                               | B509H                                                                                        |
| R002h       | LCD Drive Waveform Control         | NW[1-0] --> NW bit is deleted.                   |                                                           | 1, 2, 3 or 4 line inversion                         | 1 line inversion                                                                             |
| R003h       | Entry Mode                         | HWM                                              | High Speed RAM Write                                      | Supported                                           | Deleted                                                                                      |
|             |                                    | EPF[1-0]                                         | Sets data format when writing 16bit data in 18bit format. | Supported                                           | Deleted                                                                                      |
| R006h       | Outline Sharpening Control         | EGMODE, AVST[2:0], ADST[2:0]DTHU[1:0], DTHL[1:0] | Outline Sharpening Function                               | Supported                                           | Deleted                                                                                      |
| R007h       | Display Control 1                  | PTDE[1-0]-->PTDE0                                | Controls partial image 1 and 2.                           | Partial image 1 and 2                               | Partial image 1                                                                              |
|             |                                    | VON                                              | Starts VCOM output                                        | Manual setting                                      | Deleted. (Because the sequence is changed. See "Power Supply Setting Sequence" for detail. ) |
|             |                                    | GON                                              | Sets gate output to OFF level.                            | Manual setting                                      | Deleted. (Because the sequence is changed. See "Power Supply Setting Sequence" for detail. ) |
|             |                                    | DTE                                              | Starts gate scan                                          | Manual setting                                      | Deleted. (Because the sequence is changed. See "Power Supply Setting Sequence" for detail. ) |
|             |                                    | D[1-0]                                           | Starts/halts display operation                            | Manual setting                                      | Deleted. (Because the sequence is changed. See "Power Supply Setting Sequence" for detail. ) |
|             |                                    | FP[3-0]                                          | Defines front porch                                       | 2-14 lines (in units of 1 line)                     | 3-128 lines (in units of 1 line)                                                             |
| R008h       | Display Control 2                  | BP[3-0]                                          | Defines back porch                                        | 2-14 lines (in units of 1 line)                     | 3-128 lines (in units of 1 line)                                                             |
| R009h       | Display Control 3                  | PTG[1-0] --> Deleted.                            | Sets gate scan mode                                       | Normal scan / interval scan                         | Normal scan only (Interval scan is not available)                                            |
|             |                                    | ISC[3:0]                                         | Sets gate scan cycle                                      | 3, 5, 7, 9, 11, 13 or 15 frames                     | Deleted                                                                                      |
|             |                                    | PTS[2-0] -->PTS                                  | Sets source output level                                  | V0-V31                                              | V0-V63                                                                                       |
| R00Bh       | Low Power Control                  | VEM[0] --> VEM[1-0]                              | Execute VCOM equalize.                                    | VCOMH to VCOML only                                 | VCOML to VCOMH / VCOMH to VCOML (See description)                                            |
| R00Ch       | External Display Interface Control | RIM[1-0]=10                                      | Selects 6bit 3 transfer via RGB interface                 | Supported                                           | Deleted                                                                                      |
| R012h       | Panel Interface Control 3          | VEQWI[1-0]-->VEQWI[2-0]                          | Defines VCOM equalize period.                             | 0, 1, 2 or 3 clock period                           | 0, 1, 2, 3, 4, 5, 6 or 7 clock period                                                        |
| R020h       | Panel Interface Control 4          | RTNE[6-0]-->RTNE[5-0]                            | Defines number of clock per line.                         | 16-127 clocks                                       | 16 - 63 clocks                                                                               |
| R021h       | Panel Interface Control 5          | NOWE[3-0]-->NOWE[2-0]                            | Defines gate non overlap period.                          | 0 - 15 clocks                                       | 0 - 7 clocks                                                                                 |
|             |                                    | SDTE[3-0]-->SDTE[2-0]                            | Defines source output delay period.                       | 0 - 15 clocks                                       | 0 - 7 clocks                                                                                 |
| R092h       | MDDI Sub-display Control           | SIM[1:0] --> Deleted.                            | Defines data format for sub display interface operation.  | Supported                                           | Deleted                                                                                      |
| R100h       | Power Control 1                    | SAP[1-0]                                         | Adjusts bias current in source amplifier.                 | Supported                                           | Deleted. (Because the sequence is changed. See "Power Supply Setting Sequence" for detail. ) |
|             |                                    | SAP --> SOAPON                                   | Enables source amplifier                                  | Supported                                           | Deleted. (Because the sequence is changed. See "Power Supply Setting Sequence" for detail. ) |
|             |                                    | BT[2-0]                                          | Defines step-up factor                                    | DDVDH: x2, VCL:x-1, VGH: x6, x7, VGL: x-3, x-4, x-5 | DDVDH: x2, VCL: x-1, VGH: x5, x6, VGL: x-3, x-4, x-5                                         |
|             |                                    | APE --> Deleted.                                 | Enables power supply circuit                              | Supported                                           | Deleted. (Because the sequence is changed. See "Power Supply Setting Sequence" for detail. ) |
|             |                                    | SLP --> Deleted.                                 | Selects sleep mode.                                       | Supported                                           | Deleted                                                                                      |
| R101h       | Power Control 2                    | DC1[2-0]                                         | Defines step-up factor for DCDC1.                         | Not synchronized with internal clock (Default)      | Synchronized with internal clock (Default)                                                   |
|             |                                    | DC2[2-0]                                         | Defines step-up factor for DCDC2.                         | Not synchronized with internal clock (Default)      | Synchronized with internal clock (Default)                                                   |
| R102h       | Power Control 3                    | VRH[3-0]                                         | Sets a factor to generate                                 | 4bit (VRH [3:0])                                    | 5bit (VRH [4:0]). Enables minute setting.                                                    |
|             |                                    | VRG1R --> Deleted.                               | Defines reference level to generate VREG1OUT              | Selects external or internal reference voltage.     | Internal reference voltage only                                                              |
| R103h       | Power Control 4                    | VCOMG                                            | Defines VCOM amplitude                                    | VCOML can be set at GND level                       | Deleted                                                                                      |
| R110h       | Power Control 6                    | PSE                                              | Enables power supply sequencer                            | Supported                                           | Deleted. (Because the sequence is changed. See "Power Supply Setting Sequence" for detail. ) |
| R112h       | Power Control 7                    | TBT[1-0]                                         | Used in power supply sequencer                            | Supported                                           | Deleted. (Because the sequence is changed. See "Power Supply Setting Sequence" for detail. ) |
| R280h       | NVM Data Read / NVM Data Write     | UID[3:0]                                         | User code                                                 | UID[3:0]                                            | VCM[6-0] UID[7-0]                                                                            |
| R281h       | VCOM High Voltage 1                | VCM1[4-0]                                        | Defines VCOMH 1level                                      | VCM1[4-0]                                           | NVM specification changed. VCM bit is moved to R280h.                                        |
| R282h       | VCOM High Voltage 2                | VCMSEL , VCM2[4-0]                               | Defines VCOMH 2level                                      | VCMSEL VCM2                                         | Deleted. (Because the R61509V supports both NVM write and erase functions).                  |
| R300h-R309h | Gamma Control                      | Gamma Control                                    | Gamma control method changed.                             | 84 bit                                              | 100 bit (New gamma correction method)                                                        |
| R400h       | Base Image Number of Line          | NL0[5-0]                                         | Specifies LCD drive line.                                 | 16 - 432 line (in units of 8 lines)                 | 240 - 432 lines (in units of 8 lines)                                                        |
| R401h       | Base Image Display Control         | NDL0                                             | Defines source output level in non-lit display area       | V31-V0                                              | V63-V0                                                                                       |
|             |                                    | REV0                                             | Inverts grayscale level in the display area               | V31-V0                                              | V63-V0                                                                                       |
|             |                                    | PTDP1[8-0] PTSA1[8-0] PTEA1[8-0] --> Deleted.    | Settings for partial image 2.                             | Partial image 1 and 2                               | Partial image 1 only                                                                         |
| R600h       | Software Reset                     | SRST--> TRSR                                     | Software Reset                                            | Software Reset                                      | Only secret test registers are initialized.                                                  |
| R606h       | i80-I/F Endian Control             | TCREV[1] , TCREV[0]                              | Selects the order of receiving data.                      | Supported                                           | Deleted                                                                                      |

See each register's description for detail.

## Block Diagram




Figure 1

## Block Function

### 1. System Interface

The R61509V supports 80-system high-speed interface via 8-, 9-, 16-, 18-bit parallel ports and a clock synchronous serial interface. The interface is selected by setting the IM2-0 pins.

The R61509V has 16-bit index register (IR), 18-bit write-data register (WDR), and 18-bit read-data register (RDR). The IR is the register to store index information from control register and internal GRAM. The WDR is the register to temporarily store write data to control register and internal GRAM. The RDR is the register to temporarily store the read data from the GRAM. The write data from the host processor to the internal GRAM is first written to the WDR and then automatically written to the internal GRAM by internal operation. The data is read via RDR from the internal GRAM. Therefore, invalid data is sent to the data bus when the R61509V performs the first read operation from the internal GRAM. Valid data is read out when the R61509V performs the second and subsequent read operation.

The R61509V allows writing instructions consecutively by executing the instruction in the same cycle when it is written (0 instruction cycle).

**Table 2 Register Selection (80-System 8-/9-/16-/18-Bit Parallel Interface)**

| WRX | RDX | RS | Function                                           |
|-----|-----|----|----------------------------------------------------|
| 0   | 1   | 0  | Write index to IR                                  |
| 1   | 0   | 0  | Setting disabled                                   |
| 0   | 1   | 1  | Write to control register or internal GRAM via WDR |
| 1   | 0   | 1  | Read from internal GRAM and register via RDR       |

**Table 3 Register Selection (Clock Synchronous Serial Interface)**

| Start byte |    | Function                                           |
|------------|----|----------------------------------------------------|
| R/W        | RS |                                                    |
| 0          | 0  | Write index to IR                                  |
| 1          | 0  | Setting disabled                                   |
| 0          | 1  | Write to control register or internal GRAM via WDR |
| 1          | 1  | Read from internal GRAM and register via RDR       |

Table 4

| IM2 | IM1 | IM0 | System interface                   | DB pins        | RAM write data                                                                                                                                                    | Instruction write transfer                                      |
|-----|-----|-----|------------------------------------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------|
| 0   | 0   | 0   | 80-system 18-bit interface         | DB17-0         | Single transfer (18 bits)                                                                                                                                         | Single transfer (16 bits)                                       |
| 0   | 0   | 1   | 80-system 9-bit interface          | DB17-9         | 2-transfer (1 <sup>st</sup> : 9 bits, 2 <sup>nd</sup> : 9 bits)                                                                                                   | 2-transfer (1 <sup>st</sup> : 8 bits, 2 <sup>nd</sup> : 8 bits) |
| 0   | 1   | 0   | 80-system 16-bit interface         | DB17-10, DB8-1 | Single transfer (16 bits)<br>2-transfer (1 <sup>st</sup> : 2 bits, 2 <sup>nd</sup> : 16 bits)<br>2-transfer (1 <sup>st</sup> : 16 bits, 2 <sup>nd</sup> : 2 bits) | Single transfer (16 bits)                                       |
| 0   | 1   | 1   | 80-system 8-bit interface          | DB17-10        | 2-transfer (1 <sup>st</sup> : 8 bits, 2 <sup>nd</sup> : 8 bits)<br>3-transfer (1 <sup>st</sup> : 6 bits, 2 <sup>nd</sup> : 6 bits, 3 <sup>rd</sup> : 6 bits)      | 2-transfer (1 <sup>st</sup> : 8 bits, 2 <sup>nd</sup> : 8 bits) |
| 1   | 0   | *   | Clock synchronous serial interface | - (SDI, SDO)   | 2-transfer (1 <sup>st</sup> : 8 bits, 2 <sup>nd</sup> : 8 bits)                                                                                                   | 2-transfer (1 <sup>st</sup> : 8 bits, 2 <sup>nd</sup> : 8 bits) |
| 1   | 1   | 0   | Setting disabled                   | -              | -                                                                                                                                                                 | -                                                               |
| 1   | 1   | 1   | Setting disabled                   | -              | -                                                                                                                                                                 | -                                                               |

## 2. External Display Interface (RGB, VSYNC interfaces)

The R61509V supports RGB and VSYNC interfaces as the external interface to display moving picture.

When the RGB interface is selected, the display operation is synchronized with externally supplied synchronous signals (VSYNCX, HSYNCX, and DOTCLK). In RGB interface operation, data (DB17-0) is written in synchronization with these signals when the polarity of enable signal (ENABLE) allows write operation in order to prevent flicker when updating display data.

In VSYNC interface operation, the display operation is synchronized with the internal clock except frame synchronization, which synchronizes the display operation with the VSYNCX signal. The display data is written to the internal GRAM via system interface. When writing data via VSYNC interface, there are constraints in speed and method in writing data to the internal RAM. For details, see Section “VSYNC Interface”.

The R61509V allows switching interface by instruction according to the display image (still and/or moving picture). This allows data to be transferred only when the data is updated hence less power consumption during moving picture display.

## 3. Address Counter (AC)

The address counter (AC) gives an address to the internal GRAM. When the index of a register is written to the IR, the address information is sent from the IR to the AC. After data is written to GRAM, the address in the AC is automatically updated plus or minus 1. The window address function enables writing data only within the rectangular area specified in the GRAM.

#### 4. Graphics RAM (GRAM)

GRAM stands for graphics RAM, which can store bit-pattern data of 233,280 (240RGB x 432 (dots) x 18(bits)) bytes at maximum, using 18 bits per pixel.

#### 5. Grayscale Voltage Generating Circuit

The grayscale voltage generating circuit generates liquid crystal drive voltages according to the grayscale data in the  $\gamma$ -correction registers to enable 262k-color display. For details, see the  $\gamma$ -Correction Register section.

#### 6. Liquid Crystal Drive Power Supply Circuit

The liquid crystal drive power supply circuit generates DDVDH, VGH, VGL and VCOM levels to drive liquid crystal.

#### 7. Timing Generator

The timing generator generates a timing signal for the operation of internal circuits such as the internal GRAM. The timing signal for display operations such as RAM read and the timing signal for internal operations such as RAM access from the host processor are generated separately in order to avoid mutual interference.

#### 8. Oscillator (OSC)

The R61509V generates the RC oscillation clock internally. Using an external oscillation resistor is not possible. The oscillation frequency is set to 678 kHz before shipment (for details, see Electrical Characteristics). Use the frame frequency adjustment function to change the number of display lines and the frame frequency. While the R61509V is shut down, RC oscillation halts so that reduce power consumption is reduced.

#### 9. Liquid crystal driver Circuit

The liquid crystal driver circuit of the R61509V consists of a 720-output source driver (S1 ~ S720) and a 432-output gate driver (G1~G432). The display pattern data is latched when all of 240RGB data are inputted. The latched data control the source driver and output drive waveforms. The gate driver for scanning gate lines outputs either VGH or VGL level. The shift direction of 720-bit source output from the source driver can be changed by setting the SS bit and the shift direction of gate output from the gate driver can be changed by setting the GS bit. The scan mode by the gate driver can be changed by setting the SM bit.

#### 10. Internal Logic Power Supply Regulator

The internal logic power supply regulator generates internal logic power supply VDD.

## Pin Function

**Table 5 External Power Supply**

| Signal | I/O | Connect to             | Function                                                                                                                                                                                  | When not used |
|--------|-----|------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|
| VCC    | I   | Power supply           | Power supply for Internal VDD regulator.<br>$VCC \geq IOVCC$                                                                                                                              | —             |
| IOVCC  | I   | Power supply           | Power supply for interface pins.                                                                                                                                                          | —             |
| GND    | I   | Power supply           | GND level for internal logic and interface pins. GND=0V.                                                                                                                                  | —             |
| VCI    | I   | Power supply           | Power supply for liquid crystal power supply analog circuit.                                                                                                                              | —             |
| VCILVL | I   | Reference power supply | Connect to an external power supply at the same level as VCI the power supply for liquid crystal power supply analog circuit. In case of COG, connect to VCI on the FPC to prevent noise. | —             |
| AGND   | I   | Power supply           | Analog GND (for logic regulator and liquid crystal power supply).<br>AGND = 0V.<br>In case of COG, connect to GND on the FPC to prevent noise.                                            | —             |
| VPP1   | I   | Power supply           | Power supply for internal NVM.                                                                                                                                                            | Open or AGND  |
| VPP3A  | I   | Power supply           | See section “NVM Control” for input voltages during write and erase operation using VPP1-VPP3A pins.                                                                                      | Open or AGND  |

Note 1: VCC, GND and AGND pins are allocated several different places on the chip. Make sure to connect all of them to power following “Connection Example”.

**Table 6 Bus Interface (Amplitude: IOVCC~GND)**

| Signal  | I/O | Connect to     | Function                                                                                                                                                                                                     | When not used |
|---------|-----|----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|
| CSX     | I   | Host processor | Chip selection signal. (Amplitude: IOVCC-GND)<br>Low: The R61509V is selected and accessible.<br>High: The R61509V is not selected and not accessible.                                                       | IOVCC         |
| RS      | I   | Host processor | Register selection signal. (Amplitude: IOVCC-GND)<br>Low: Index register is selected.<br>High: Control register is selected.                                                                                 | IOVCC         |
| WRX_SCL | I   | Host processor | Write strobe signal when 80-system bus interface is selected.<br>Data are written when Low level.<br>Synchronous clock signal when clock synchronous serial interface is selected.<br>(Amplitude: IOVCC-GND) | IOVCC         |
| RDX     | I   | Host processor | Read strobe signal when 80-system bus interface is selected.<br>Data are read when Low level. (Amplitude: IOVCC-GND)                                                                                         | IOVCC         |
| SDI     | I   | Host processor | Serial data input pin when clock synchronous serial interface is selected. Data are inputted on the rising edge of SCL signal.<br>(Amplitude: IOVCC-GND)                                                     | GND<br>/IOVCC |
| SDO     | O   | Host processor | Serial data output pin when clock synchronous serial interface is selected. Data are outputted on the falling edge of SCL signal.<br>(Amplitude: IOVCC-GND)                                                  | Open          |

| DB[17:0]      | I/O | Host processor                        | 18-bit parallel bi-directional data bus for 80-system interface operation (Amplitude: IOVCC-GND).<br>8-bit I/F: DB17-DB10 are used.<br>9-bit I/F: DB17-DB9 are used.<br>16-bit I/F: DB17-DB10 and DB8-1 are used.<br>18-bit I/F: DB17-DB0 are used.<br><br>18-bit parallel bi-directional data bus for RGB interface operation (Amplitude: IOVCC-GND).<br>16-bit I/F: DB17-DB13 and DB11-1 are used.<br>18-bit I/F: DB17-DB0 are used.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | GND / IOVCC    |                  |     |                  |                |        |   |   |   |                            |        |         |   |   |   |                           |        |         |   |   |   |                            |              |                  |   |   |   |                           |         |                  |   |   |       |                                    |   |       |   |   |   |                   |   |   |   |   |   |                   |   |   |   |
|---------------|-----|---------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|------------------|-----|------------------|----------------|--------|---|---|---|----------------------------|--------|---------|---|---|---|---------------------------|--------|---------|---|---|---|----------------------------|--------------|------------------|---|---|---|---------------------------|---------|------------------|---|---|-------|------------------------------------|---|-------|---|---|---|-------------------|---|---|---|---|---|-------------------|---|---|---|
| ENABLE        | I   | Host processor                        | Data enable signal for RGB interface operation.<br>Low: accessible (selected)<br>High: Not accessible (Not selected)<br>The polarity of ENABLE signal can be inverted by setting the EPL bit. (Amplitude: IOVCC-GND).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | GND / IOVCC    |                  |     |                  |                |        |   |   |   |                            |        |         |   |   |   |                           |        |         |   |   |   |                            |              |                  |   |   |   |                           |         |                  |   |   |       |                                    |   |       |   |   |   |                   |   |   |   |   |   |                   |   |   |   |
| VSYNCX        | I   | Host processor                        | Frame synchronous signal. Low active. (Amplitude: IOVCC-GND).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | GND / IOVCC    |                  |     |                  |                |        |   |   |   |                            |        |         |   |   |   |                           |        |         |   |   |   |                            |              |                  |   |   |   |                           |         |                  |   |   |       |                                    |   |       |   |   |   |                   |   |   |   |   |   |                   |   |   |   |
| HSYNCX        | I   | Host processor                        | Line synchronous signal, Low active. (Amplitude: IOVCC-GND)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | GND / IOVCC    |                  |     |                  |                |        |   |   |   |                            |        |         |   |   |   |                           |        |         |   |   |   |                            |              |                  |   |   |   |                           |         |                  |   |   |       |                                    |   |       |   |   |   |                   |   |   |   |   |   |                   |   |   |   |
| DOTCLK        | I   | Host processor                        | Dot clock signal. Data is input on the rising edge of DOTCLK. (Amplitude: IOVCC-GND)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | GND / IOVCC    |                  |     |                  |                |        |   |   |   |                            |        |         |   |   |   |                           |        |         |   |   |   |                            |              |                  |   |   |   |                           |         |                  |   |   |       |                                    |   |       |   |   |   |                   |   |   |   |   |   |                   |   |   |   |
| FMARK         | O   | Host processor                        | Frame head pulse. (Amplitude: IOVCC-GND)<br>FMARK is used when writing data to the internal RAM.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | Open           |                  |     |                  |                |        |   |   |   |                            |        |         |   |   |   |                           |        |         |   |   |   |                            |              |                  |   |   |   |                           |         |                  |   |   |       |                                    |   |       |   |   |   |                   |   |   |   |   |   |                   |   |   |   |
| IM2-1, IM0_ID | I   | GND / IOVCC                           | Select host processor interface. (Amplitude: IOVCC-GND) <table><thead><tr><th>IM2</th><th>IM1</th><th>IM0</th><th>System Interface</th><th>DB pins in use</th><th>Colors</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>80-system 18-bit interface</td><td>DB17-0</td><td>262,144</td></tr><tr><td>0</td><td>0</td><td>1</td><td>80-system 9-bit interface</td><td>DB17-9</td><td>262,144</td></tr><tr><td>0</td><td>1</td><td>0</td><td>80-system 16-bit interface</td><td>DB17-10, 8-1</td><td>262,144 (Note 1)</td></tr><tr><td>0</td><td>1</td><td>1</td><td>80-system 8-bit interface</td><td>DB17-10</td><td>262,144 (Note 2)</td></tr><tr><td>1</td><td>0</td><td>*(ID)</td><td>Clock synchronous serial interface</td><td>—</td><td>65536</td></tr><tr><td>1</td><td>1</td><td>0</td><td>Setting inhibited</td><td>—</td><td>—</td></tr><tr><td>1</td><td>1</td><td>1</td><td>Setting inhibited</td><td>—</td><td>—</td></tr></tbody></table> Note 1: 65,536 colors in one-transfer operation.<br>Note 2: 65,536 colors in two-transfer operation. | IM2            | IM1              | IM0 | System Interface | DB pins in use | Colors | 0 | 0 | 0 | 80-system 18-bit interface | DB17-0 | 262,144 | 0 | 0 | 1 | 80-system 9-bit interface | DB17-9 | 262,144 | 0 | 1 | 0 | 80-system 16-bit interface | DB17-10, 8-1 | 262,144 (Note 1) | 0 | 1 | 1 | 80-system 8-bit interface | DB17-10 | 262,144 (Note 2) | 1 | 0 | *(ID) | Clock synchronous serial interface | — | 65536 | 1 | 1 | 0 | Setting inhibited | — | — | 1 | 1 | 1 | Setting inhibited | — | — | — |
| IM2           | IM1 | IM0                                   | System Interface                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | DB pins in use | Colors           |     |                  |                |        |   |   |   |                            |        |         |   |   |   |                           |        |         |   |   |   |                            |              |                  |   |   |   |                           |         |                  |   |   |       |                                    |   |       |   |   |   |                   |   |   |   |   |   |                   |   |   |   |
| 0             | 0   | 0                                     | 80-system 18-bit interface                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | DB17-0         | 262,144          |     |                  |                |        |   |   |   |                            |        |         |   |   |   |                           |        |         |   |   |   |                            |              |                  |   |   |   |                           |         |                  |   |   |       |                                    |   |       |   |   |   |                   |   |   |   |   |   |                   |   |   |   |
| 0             | 0   | 1                                     | 80-system 9-bit interface                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | DB17-9         | 262,144          |     |                  |                |        |   |   |   |                            |        |         |   |   |   |                           |        |         |   |   |   |                            |              |                  |   |   |   |                           |         |                  |   |   |       |                                    |   |       |   |   |   |                   |   |   |   |   |   |                   |   |   |   |
| 0             | 1   | 0                                     | 80-system 16-bit interface                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | DB17-10, 8-1   | 262,144 (Note 1) |     |                  |                |        |   |   |   |                            |        |         |   |   |   |                           |        |         |   |   |   |                            |              |                  |   |   |   |                           |         |                  |   |   |       |                                    |   |       |   |   |   |                   |   |   |   |   |   |                   |   |   |   |
| 0             | 1   | 1                                     | 80-system 8-bit interface                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | DB17-10        | 262,144 (Note 2) |     |                  |                |        |   |   |   |                            |        |         |   |   |   |                           |        |         |   |   |   |                            |              |                  |   |   |   |                           |         |                  |   |   |       |                                    |   |       |   |   |   |                   |   |   |   |   |   |                   |   |   |   |
| 1             | 0   | *(ID)                                 | Clock synchronous serial interface                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | —              | 65536            |     |                  |                |        |   |   |   |                            |        |         |   |   |   |                           |        |         |   |   |   |                            |              |                  |   |   |   |                           |         |                  |   |   |       |                                    |   |       |   |   |   |                   |   |   |   |   |   |                   |   |   |   |
| 1             | 1   | 0                                     | Setting inhibited                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | —              | —                |     |                  |                |        |   |   |   |                            |        |         |   |   |   |                           |        |         |   |   |   |                            |              |                  |   |   |   |                           |         |                  |   |   |       |                                    |   |       |   |   |   |                   |   |   |   |   |   |                   |   |   |   |
| 1             | 1   | 1                                     | Setting inhibited                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | —              | —                |     |                  |                |        |   |   |   |                            |        |         |   |   |   |                           |        |         |   |   |   |                            |              |                  |   |   |   |                           |         |                  |   |   |       |                                    |   |       |   |   |   |                   |   |   |   |   |   |                   |   |   |   |
| RESETX        | I   | Host processor or external RC circuit | Reset pin. The R61509V is reset when RESETX is low. Make sure to execute a power on reset after turning power on. (Amplitude: IOVCC-GND)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | —              |                  |     |                  |                |        |   |   |   |                            |        |         |   |   |   |                           |        |         |   |   |   |                            |              |                  |   |   |   |                           |         |                  |   |   |       |                                    |   |       |   |   |   |                   |   |   |   |   |   |                   |   |   |   |

|         |   |                |                                                                                                                                                                                                                                                                                                    |       |
|---------|---|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| PROTECT | I | Host processor | Reset protect pin. The R61509V enters a reset protect status by fixing PROTECT to GND level disabling hardware reset. With this, erroneous operations caused by noise are prevented.<br>Low: Hardware reset is disabled (Reset protect status)<br>High: Hardware reset is enabled. (Normal status) | IOVCC |
|---------|---|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|

Table 7 Internal Power Supply Circuit

| Signal                             | I/O | Connect to            | Function                                                                                                              | When not used |
|------------------------------------|-----|-----------------------|-----------------------------------------------------------------------------------------------------------------------|---------------|
| VDD                                | O   | Stabilizing capacitor | Output from internal logic regulator. Connect to a stabilizing capacitor.                                             | —             |
| VC11                               | O   | Stabilizing capacitor | Reference voltage for step-up circuit 1. Make sure that DDVDH, VGH and VGL output voltages do not exceed the ratings. | —             |
| DDVDH                              | O   | Stabilizing capacitor | Power supply for the source driver liquid crystal drive unit and VCOM drive. Connect to a stabilizing capacitor.      | —             |
| VGH                                | O   | Stabilizing capacitor | Power supply for the gate driver liquid crystal drive unit. Connect to a stabilizing capacitor.                       | —             |
| VGL                                | O   | Stabilizing capacitor | Power supply for the gate driver liquid crystal drive unit. Connect to a stabilizing capacitor.                       | —             |
| VCL                                | O   | Stabilizing capacitor | Power supply for VCOML drive.                                                                                         | —             |
| C11P, C11M, C12P, C12M             | I/O | Step-up capacitor     | Make sure to connect capacitors for internal step-up circuit 1.                                                       | —             |
| C13P, C13M, C21P, C21M, C22P, C22M | I/O | Step-up capacitor     | Make sure to connect capacitors for internal step-up circuit 2.                                                       | —             |

Table 8 LCD drive

| Signal   | I/O | Connect to                 | Function                                                                                                                                                                                                                                                                                                                                               | When not in use |
|----------|-----|----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|
| VREG1OUT | O   | Stabilizing capacitor      | Output voltage generated from the reference voltage VCIR. The factor is determined by instruction (VRH bits).<br><br>VREG1OUT is used for (1) source driver grayscale reference voltage VREG1OUT, (2) VCOMH level reference voltage, and (3) VCOM amplitude reference voltage. Connect to a stabilizing capacitor.<br>VREG1OUT = 4.0V ~ (DDVDH – 0.5)V | —               |
| VCOM     | O   | TFT panel common electrode | Power supply to the TFT panel's common electrode. VCOM alternates between VCOMH and VCOML. The alternating cycle is set by internal register. Also, the VCOM output can be started and halted by register setting.                                                                                                                                     | —               |
| VCOMH    | O   | Stabilizing capacitor      | The High level of VCOM amplitude. The output level can be adjusted by either external resistor (VCOMR) or electronic volume.                                                                                                                                                                                                                           | —               |
| VCOML    | O   | Stabilizing capacitor      | The Low level of VCOM amplitude. The output level can be adjusted by instruction (VDV bits). VCOML = (VCL+0.5) V ~ 0V                                                                                                                                                                                                                                  | —               |
| VCOMR    | I   | Variable resistor or open  | Connect a variable resistor when adjusting the VCOMH level between VREG1OUT and GND.                                                                                                                                                                                                                                                                   | Open            |
| VGS      | I   | GND                        | Reference level for the grayscale voltage generating circuit.                                                                                                                                                                                                                                                                                          | —               |
| S1~S720  | O   | LCD                        | Liquid crystal application voltages.                                                                                                                                                                                                                                                                                                                   | Open            |
| G1~G432  | O   | LCD                        | Gate line output signals.<br>VGH: The gate line is selected.<br>VGL: The gate line is not selected.                                                                                                                                                                                                                                                    | Open            |

Table 9 Others (test, dummy pins)

| Signal                                               | I/O | Connect to       | Function                                                                                                             | When not in use |
|------------------------------------------------------|-----|------------------|----------------------------------------------------------------------------------------------------------------------|-----------------|
| VTEST                                                | O   | Open             | Test pin. Leave open.                                                                                                | Open            |
| VREFC                                                | I   | GND              | Test pin. Make sure to fix to the GND level.                                                                         | -               |
| VREFD                                                | O   | Open             | Test pin. Leave open.                                                                                                | Open            |
| VREF                                                 | O   | Open             | Test pin. Leave open.                                                                                                | Open            |
| VDDTEST                                              | I   | GND              | Test pin. Make sure to fix to the GND level.                                                                         | -               |
| VMON                                                 | O   | Open             | Test pin. Leave open.                                                                                                | Open            |
| VCIR                                                 | O   | Open             | Test pin. Leave open.                                                                                                | Open            |
| GNDDUM1-10,<br>AGNDDUM1-5,<br>VCCDUM,<br>IOVCCDUM1-2 | O   | -                | Pins to fix the electrical potentials of unused interface and test pins.                                             | Open            |
| DUMMYR1-4                                            | -   | -                | DUMMYR1 and DUMMYR4, DUMMYR2 and DUMMYR3 are short-circuited within the chip for COG contact resistance measurement. | Open            |
| VGLDMY1-4                                            | O   | Unused gate line | Output VGL level. Use when fixing unused gate line of the panel.                                                     | Open            |
| DUMMYA                                               | —   | Open             | Dummy pad. Leave open.                                                                                               | OPEN            |
| DUMMYB                                               | —   | Open             | Dummy pad. Leave open.                                                                                               | OPEN            |
| DUMMYC                                               | —   | Open             | Dummy pad. Leave open.                                                                                               | OPEN            |
| TESTO1-15                                            | O   | —                | Dummy pad. Leave open.                                                                                               | OPEN            |
| TEST1-5                                              | I   | GND              | Test pin. Connect to GND.                                                                                            | GND             |
| TS0-8                                                | O   | Open             | Test pin. Leave open.                                                                                                | OPEN            |
| VPP3B                                                | I   | AGND             | Test pin. Connect to AGND.                                                                                           | —               |
| TSC                                                  | I   | GND              | Test pin. Connect to GND.                                                                                            | GND             |

Patents of dummy pin, which is used to fix to VCC or GND are granted.

PATENT ISSUED:

United States Patent No. 6,924,868

United States Patent No. 6,323,930

Japanese Patent No. 3,980,066

Korean Patent No. 401,270

Taiwanese Patent No. 175,413

The diagram shows a 3D perspective of a rectangular chip with a series of yellow bumps along its perimeter. A label 'Chip' is at the bottom left. An arrow points from the word 'BUMP' to one of the bumps. Above the chip, an eye icon and a downward arrow are shown, with the text 'Top View' to the right, indicating the viewing direction for the top view image.

[illegible]

- Chip size: 19.03mm x 0.76mm
- Chip thickness: 280μm (typ)
- Pad coordinates: Pad center
- Coordinate origin: Chip center
  
- Au bump size
  1. 50μm x 90μm (I/O side: No.1-262)
  2. 15μm x 100μm (LCD output side: No.263-1434)
- Au bump pitch: See pad coordinate
- Au bump height: 12μm
- Alignment mark

Table 10

| Alignment marks |       | X-axis  | Y-axis |
|-----------------|-------|---------|--------|
| Type A          | (1-a) | -9381.0 | -251.0 |
|                 | (1-b) | 9381.0  | -251.0 |




Figure 2

# R61509V Pad Coordinate (Unit: μm)

2008.04.21 rev0.1

| pad No | pad name | X       | Y      |
|--------|----------|---------|--------|
| 1      | DUMMYR1  | -9135.0 | -269.0 |
| 2      | DUMMYR2  | -9065.0 | -269.0 |
| 3      | AGNDDUM1 | -8995.0 | -269.0 |
| 4      | VPP3B    | -8925.0 | -269.0 |
| 5      | VPP3B    | -8855.0 | -269.0 |
| 6      | VPP3B    | -8785.0 | -269.0 |
| 7      | VPP3B    | -8715.0 | -269.0 |
| 8      | AGNDDUM2 | -8645.0 | -269.0 |
| 9      | VPP3A    | -8575.0 | -269.0 |
| 10     | VPP3A    | -8505.0 | -269.0 |
| 11     | VPP1     | -8435.0 | -269.0 |
| 12     | VPP1     | -8365.0 | -269.0 |
| 13     | VPP1     | -8295.0 | -269.0 |
| 14     | VPP1     | -8225.0 | -269.0 |
| 15     | VPP1     | -8155.0 | -269.0 |
| 16     | VPP1     | -8085.0 | -269.0 |
| 17     | VPP1     | -8015.0 | -269.0 |
| 18     | GNDDUM1  | -7945.0 | -269.0 |
| 19     | VDDTEST  | -7875.0 | -269.0 |
| 20     | VREFC    | -7805.0 | -269.0 |
| 21     | VREFD    | -7735.0 | -269.0 |
| 22     | VREF     | -7665.0 | -269.0 |
| 23     | VCCDUM1  | -7595.0 | -269.0 |
| 24     | DUMMYA   | -7525.0 | -269.0 |
| 25     | DUMMYA   | -7455.0 | -269.0 |
| 26     | DUMMYA   | -7385.0 | -269.0 |
| 27     | DUMMYA   | -7315.0 | -269.0 |
| 28     | DUMMYA   | -7245.0 | -269.0 |
| 29     | GNDDUM2  | -7175.0 | -269.0 |
| 30     | AGND     | -7105.0 | -269.0 |
| 31     | AGND     | -7035.0 | -269.0 |
| 32     | AGND     | -6965.0 | -269.0 |
| 33     | AGND     | -6895.0 | -269.0 |
| 34     | AGND     | -6825.0 | -269.0 |
| 35     | AGND     | -6755.0 | -269.0 |
| 36     | GND      | -6685.0 | -269.0 |
| 37     | GND      | -6615.0 | -269.0 |
| 38     | GND      | -6545.0 | -269.0 |
| 39     | GND      | -6475.0 | -269.0 |
| 40     | GND      | -6405.0 | -269.0 |
| 41     | VCC      | -6335.0 | -269.0 |
| 42     | VCC      | -6265.0 | -269.0 |
| 43     | VCC      | -6195.0 | -269.0 |
| 44     | VCC      | -6125.0 | -269.0 |
| 45     | VCC      | -6055.0 | -269.0 |
| 46     | VCC      | -5985.0 | -269.0 |
| 47     | VCC      | -5915.0 | -269.0 |
| 48     | TS8      | -5845.0 | -269.0 |
| 49     | TS7      | -5775.0 | -269.0 |
| 50     | TS6      | -5705.0 | -269.0 |

| pad No | pad name  | X       | Y      |
|--------|-----------|---------|--------|
| 51     | TS5       | -5635.0 | -269.0 |
| 52     | TS4       | -5565.0 | -269.0 |
| 53     | TS3       | -5495.0 | -269.0 |
| 54     | TS2       | -5425.0 | -269.0 |
| 55     | TS1       | -5355.0 | -269.0 |
| 56     | TS0       | -5285.0 | -269.0 |
| 57     | TEST5     | -5215.0 | -269.0 |
| 58     | TEST4     | -5145.0 | -269.0 |
| 59     | TEST3     | -5075.0 | -269.0 |
| 60     | TEST2     | -5005.0 | -269.0 |
| 61     | TEST1     | -4935.0 | -269.0 |
| 62     | GNDDUM3   | -4865.0 | -269.0 |
| 63     | TSC       | -4795.0 | -269.0 |
| 64     | IM2       | -4725.0 | -269.0 |
| 65     | IM1       | -4655.0 | -269.0 |
| 66     | IM0_ID    | -4585.0 | -269.0 |
| 67     | IOVCCDUM1 | -4515.0 | -269.0 |
| 68     | PROTECT   | -4445.0 | -269.0 |
| 69     | RESETX    | -4375.0 | -269.0 |
| 70     | GNDDUM4   | -4305.0 | -269.0 |
| 71     | DUMMYB    | -4235.0 | -269.0 |
| 72     | DUMMYB    | -4165.0 | -269.0 |
| 73     | VSYNCX    | -4095.0 | -269.0 |
| 74     | HSYNCX    | -4025.0 | -269.0 |
| 75     | IOVCCDUM2 | -3955.0 | -269.0 |
| 76     | ENABLE    | -3885.0 | -269.0 |
| 77     | DOTCLK    | -3815.0 | -269.0 |
| 78     | DB17      | -3745.0 | -269.0 |
| 79     | DB16      | -3675.0 | -269.0 |
| 80     | GNDDUM5   | -3605.0 | -269.0 |
| 81     | DB15      | -3535.0 | -269.0 |
| 82     | DB14      | -3465.0 | -269.0 |
| 83     | DB13      | -3395.0 | -269.0 |
| 84     | DB12      | -3325.0 | -269.0 |
| 85     | GNDDUM6   | -3255.0 | -269.0 |
| 86     | DB11      | -3185.0 | -269.0 |
| 87     | DB10      | -3115.0 | -269.0 |
| 88     | DB9       | -3045.0 | -269.0 |
| 89     | IOVCC     | -2975.0 | -269.0 |
| 90     | IOVCC     | -2905.0 | -269.0 |
| 91     | IOVCC     | -2835.0 | -269.0 |
| 92     | IOVCC     | -2765.0 | -269.0 |
| 93     | IOVCC     | -2695.0 | -269.0 |
| 94     | IOVCC     | -2625.0 | -269.0 |
| 95     | DB8       | -2555.0 | -269.0 |
| 96     | GNDDUM7   | -2485.0 | -269.0 |
| 97     | DB7       | -2415.0 | -269.0 |
| 98     | DB6       | -2345.0 | -269.0 |
| 99     | DB5       | -2275.0 | -269.0 |
| 100    | DB4       | -2205.0 | -269.0 |

# R61509V Pad Coordinate (Unit: μm)

2008.04.21 rev0.1

| pad No | pad name | X       | Y      |
|--------|----------|---------|--------|
| 101    | GNDDUM8  | -2135.0 | -269.0 |
| 102    | DB3      | -2065.0 | -269.0 |
| 103    | DB2      | -1995.0 | -269.0 |
| 104    | DB1      | -1925.0 | -269.0 |
| 105    | DB0      | -1855.0 | -269.0 |
| 106    | GNDDUM9  | -1785.0 | -269.0 |
| 107    | CSX      | -1715.0 | -269.0 |
| 108    | RS       | -1645.0 | -269.0 |
| 109    | WRX_SCL  | -1575.0 | -269.0 |
| 110    | RDX      | -1505.0 | -269.0 |
| 111    | GNDDUM10 | -1435.0 | -269.0 |
| 112    | FMARK    | -1365.0 | -269.0 |
| 113    | SDI      | -1295.0 | -269.0 |
| 114    | SDO      | -1225.0 | -269.0 |
| 115    | VDD      | -1155.0 | -269.0 |
| 116    | VDD      | -1085.0 | -269.0 |
| 117    | VDD      | -1015.0 | -269.0 |
| 118    | VDD      | -945.0  | -269.0 |
| 119    | VDD      | -875.0  | -269.0 |
| 120    | VDD      | -805.0  | -269.0 |
| 121    | VDD      | -735.0  | -269.0 |
| 122    | VDD      | -665.0  | -269.0 |
| 123    | VDD      | -595.0  | -269.0 |
| 124    | VMON     | -525.0  | -269.0 |
| 125    | VCOM     | -455.0  | -269.0 |
| 126    | VCOM     | -385.0  | -269.0 |
| 127    | VCOM     | -315.0  | -269.0 |
| 128    | VCOM     | -245.0  | -269.0 |
| 129    | VCOM     | -175.0  | -269.0 |
| 130    | VCOM     | -105.0  | -269.0 |
| 131    | VCOM     | -35.0   | -269.0 |
| 132    | VCOM     | 35.0    | -269.0 |
| 133    | VCOMH    | 105.0   | -269.0 |
| 134    | VCOMH    | 175.0   | -269.0 |
| 135    | VCOMH    | 245.0   | -269.0 |
| 136    | VCOMH    | 315.0   | -269.0 |
| 137    | VCOMH    | 385.0   | -269.0 |
| 138    | VCOMH    | 455.0   | -269.0 |
| 139    | VCOML    | 525.0   | -269.0 |
| 140    | VCOML    | 595.0   | -269.0 |
| 141    | VCOML    | 665.0   | -269.0 |
| 142    | VCOML    | 735.0   | -269.0 |
| 143    | VCOML    | 805.0   | -269.0 |
| 144    | VCOML    | 875.0   | -269.0 |
| 145    | GND      | 945.0   | -269.0 |
| 146    | GND      | 1015.0  | -269.0 |
| 147    | GND      | 1085.0  | -269.0 |
| 148    | GND      | 1155.0  | -269.0 |
| 149    | GND      | 1225.0  | -269.0 |
| 150    | GND      | 1295.0  | -269.0 |

| pad No | pad name | X      | Y      |
|--------|----------|--------|--------|
| 151    | GND      | 1365.0 | -269.0 |
| 152    | GND      | 1435.0 | -269.0 |
| 153    | GND      | 1505.0 | -269.0 |
| 154    | VGS      | 1575.0 | -269.0 |
| 155    | AGND     | 1645.0 | -269.0 |
| 156    | AGND     | 1715.0 | -269.0 |
| 157    | AGND     | 1785.0 | -269.0 |
| 158    | AGND     | 1855.0 | -269.0 |
| 159    | AGND     | 1925.0 | -269.0 |
| 160    | AGND     | 1995.0 | -269.0 |
| 161    | AGND     | 2065.0 | -269.0 |
| 162    | AGND     | 2135.0 | -269.0 |
| 163    | AGND     | 2205.0 | -269.0 |
| 164    | VTEST    | 2275.0 | -269.0 |
| 165    | VCIR     | 2345.0 | -269.0 |
| 166    | VREG1OUT | 2415.0 | -269.0 |
| 167    | VCOMR    | 2485.0 | -269.0 |
| 168    | C11M     | 2555.0 | -269.0 |
| 169    | C11M     | 2625.0 | -269.0 |
| 170    | C11M     | 2695.0 | -269.0 |
| 171    | C11M     | 2765.0 | -269.0 |
| 172    | C11M     | 2835.0 | -269.0 |
| 173    | C11P     | 2905.0 | -269.0 |
| 174    | C11P     | 2975.0 | -269.0 |
| 175    | C11P     | 3045.0 | -269.0 |
| 176    | C11P     | 3115.0 | -269.0 |
| 177    | C11P     | 3185.0 | -269.0 |
| 178    | C12M     | 3255.0 | -269.0 |
| 179    | C12M     | 3325.0 | -269.0 |
| 180    | C12M     | 3395.0 | -269.0 |
| 181    | C12M     | 3465.0 | -269.0 |
| 182    | C12M     | 3535.0 | -269.0 |
| 183    | C12P     | 3605.0 | -269.0 |
| 184    | C12P     | 3675.0 | -269.0 |
| 185    | C12P     | 3745.0 | -269.0 |
| 186    | C12P     | 3815.0 | -269.0 |
| 187    | C12P     | 3885.0 | -269.0 |
| 188    | DDVDH    | 3955.0 | -269.0 |
| 189    | DDVDH    | 4025.0 | -269.0 |
| 190    | DDVDH    | 4095.0 | -269.0 |
| 191    | DDVDH    | 4165.0 | -269.0 |
| 192    | DDVDH    | 4235.0 | -269.0 |
| 193    | DDVDH    | 4305.0 | -269.0 |
| 194    | DDVDH    | 4375.0 | -269.0 |
| 195    | DDVDH    | 4445.0 | -269.0 |
| 196    | DDVDH    | 4515.0 | -269.0 |
| 197    | VCI1     | 4585.0 | -269.0 |
| 198    | VCI1     | 4655.0 | -269.0 |
| 199    | VCI1     | 4725.0 | -269.0 |
| 200    | VCI1     | 4795.0 | -269.0 |

**R61509V Pad Coordinate (Unit:  $\mu\text{m}$ )**

2008.04.21 rev0.1

| pad No | pad name | X      | Y      |
|--------|----------|--------|--------|
| 201    | VCI      | 4865.0 | -269.0 |
| 202    | VCI      | 4935.0 | -269.0 |
| 203    | VCI      | 5005.0 | -269.0 |
| 204    | VCI      | 5075.0 | -269.0 |
| 205    | VCI      | 5145.0 | -269.0 |
| 206    | VCI      | 5215.0 | -269.0 |
| 207    | VCILVL   | 5285.0 | -269.0 |
| 208    | DUMMYC   | 5355.0 | -269.0 |
| 209    | DUMMYC   | 5425.0 | -269.0 |
| 210    | DUMMYC   | 5495.0 | -269.0 |
| 211    | DUMMYC   | 5565.0 | -269.0 |
| 212    | DUMMYC   | 5635.0 | -269.0 |
| 213    | GND      | 5705.0 | -269.0 |
| 214    | GND      | 5775.0 | -269.0 |
| 215    | GND      | 5845.0 | -269.0 |
| 216    | GND      | 5915.0 | -269.0 |
| 217    | GND      | 5985.0 | -269.0 |
| 218    | AGND     | 6055.0 | -269.0 |
| 219    | AGND     | 6125.0 | -269.0 |
| 220    | AGND     | 6195.0 | -269.0 |
| 221    | AGND     | 6265.0 | -269.0 |
| 222    | AGND     | 6335.0 | -269.0 |
| 223    | VGL      | 6405.0 | -269.0 |
| 224    | VGL      | 6475.0 | -269.0 |
| 225    | VGL      | 6545.0 | -269.0 |
| 226    | VGL      | 6615.0 | -269.0 |
| 227    | VGL      | 6685.0 | -269.0 |
| 228    | VGL      | 6755.0 | -269.0 |
| 229    | VGL      | 6825.0 | -269.0 |
| 230    | VGL      | 6895.0 | -269.0 |
| 231    | VGL      | 6965.0 | -269.0 |
| 232    | AGNDDUM3 | 7035.0 | -269.0 |
| 233    | AGNDDUM4 | 7105.0 | -269.0 |
| 234    | VGH      | 7175.0 | -269.0 |
| 235    | VGH      | 7245.0 | -269.0 |
| 236    | VGH      | 7315.0 | -269.0 |
| 237    | VGH      | 7385.0 | -269.0 |
| 238    | VGH      | 7455.0 | -269.0 |
| 239    | VGH      | 7525.0 | -269.0 |
| 240    | AGNDDUM5 | 7595.0 | -269.0 |
| 241    | VCL      | 7665.0 | -269.0 |
| 242    | VCL      | 7735.0 | -269.0 |
| 243    | VCL      | 7805.0 | -269.0 |
| 244    | C13M     | 7875.0 | -269.0 |
| 245    | C13M     | 7945.0 | -269.0 |
| 246    | C13M     | 8015.0 | -269.0 |
| 247    | C13P     | 8085.0 | -269.0 |
| 248    | C13P     | 8155.0 | -269.0 |
| 249    | C13P     | 8225.0 | -269.0 |
| 250    | C21M     | 8295.0 | -269.0 |

| pad No | pad name | X      | Y      |
|--------|----------|--------|--------|
| 251    | C21M     | 8365.0 | -269.0 |
| 252    | C21M     | 8435.0 | -269.0 |
| 253    | C21P     | 8505.0 | -269.0 |
| 254    | C21P     | 8575.0 | -269.0 |
| 255    | C21P     | 8645.0 | -269.0 |
| 256    | C22M     | 8715.0 | -269.0 |
| 257    | C22M     | 8785.0 | -269.0 |
| 258    | C22M     | 8855.0 | -269.0 |
| 259    | C22P     | 8925.0 | -269.0 |
| 260    | C22P     | 8995.0 | -269.0 |
| 261    | C22P     | 9065.0 | -269.0 |
| 262    | TESTO1   | 9135.0 | -269.0 |
| 263    | TESTO2   | 9397.5 | 157.0  |
| 264    | TESTO3   | 9382.5 | 276.0  |
| 265    | TESTO4   | 9367.5 | 157.0  |
| 266    | VGLDMY1  | 9352.5 | 276.0  |
| 267    | G2       | 9337.5 | 157.0  |
| 268    | G4       | 9322.5 | 276.0  |
| 269    | G6       | 9307.5 | 157.0  |
| 270    | G8       | 9292.5 | 276.0  |
| 271    | G10      | 9277.5 | 157.0  |
| 272    | G12      | 9262.5 | 276.0  |
| 273    | G14      | 9247.5 | 157.0  |
| 274    | G16      | 9232.5 | 276.0  |
| 275    | G18      | 9217.5 | 157.0  |
| 276    | G20      | 9202.5 | 276.0  |
| 277    | G22      | 9187.5 | 157.0  |
| 278    | G24      | 9172.5 | 276.0  |
| 279    | G26      | 9157.5 | 157.0  |
| 280    | G28      | 9142.5 | 276.0  |
| 281    | G30      | 9127.5 | 157.0  |
| 282    | G32      | 9112.5 | 276.0  |
| 283    | G34      | 9097.5 | 157.0  |
| 284    | G36      | 9082.5 | 276.0  |
| 285    | G38      | 9067.5 | 157.0  |
| 286    | G40      | 9052.5 | 276.0  |
| 287    | G42      | 9037.5 | 157.0  |
| 288    | G44      | 9022.5 | 276.0  |
| 289    | G46      | 9007.5 | 157.0  |
| 290    | G48      | 8992.5 | 276.0  |
| 291    | G50      | 8977.5 | 157.0  |
| 292    | G52      | 8962.5 | 276.0  |
| 293    | G54      | 8947.5 | 157.0  |
| 294    | G56      | 8932.5 | 276.0  |
| 295    | G58      | 8917.5 | 157.0  |
| 296    | G60      | 8902.5 | 276.0  |
| 297    | G62      | 8887.5 | 157.0  |
| 298    | G64      | 8872.5 | 276.0  |
| 299    | G66      | 8857.5 | 157.0  |
| 300    | G68      | 8842.5 | 276.0  |

**R61509V Pad Coordinate (Unit: μm)**

2008.04.21 rev0.1

| pad No | pad name | X      | Y     |
|--------|----------|--------|-------|
| 301    | G70      | 8827.5 | 157.0 |
| 302    | G72      | 8812.5 | 276.0 |
| 303    | G74      | 8797.5 | 157.0 |
| 304    | G76      | 8782.5 | 276.0 |
| 305    | G78      | 8767.5 | 157.0 |
| 306    | G80      | 8752.5 | 276.0 |
| 307    | G82      | 8737.5 | 157.0 |
| 308    | G84      | 8722.5 | 276.0 |
| 309    | G86      | 8707.5 | 157.0 |
| 310    | G88      | 8692.5 | 276.0 |
| 311    | G90      | 8677.5 | 157.0 |
| 312    | G92      | 8662.5 | 276.0 |
| 313    | G94      | 8647.5 | 157.0 |
| 314    | G96      | 8632.5 | 276.0 |
| 315    | G98      | 8617.5 | 157.0 |
| 316    | G100     | 8602.5 | 276.0 |
| 317    | G102     | 8587.5 | 157.0 |
| 318    | G104     | 8572.5 | 276.0 |
| 319    | G106     | 8557.5 | 157.0 |
| 320    | G108     | 8542.5 | 276.0 |
| 321    | G110     | 8527.5 | 157.0 |
| 322    | G112     | 8512.5 | 276.0 |
| 323    | G114     | 8497.5 | 157.0 |
| 324    | G116     | 8482.5 | 276.0 |
| 325    | G118     | 8467.5 | 157.0 |
| 326    | G120     | 8452.5 | 276.0 |
| 327    | G122     | 8437.5 | 157.0 |
| 328    | G124     | 8422.5 | 276.0 |
| 329    | G126     | 8407.5 | 157.0 |
| 330    | G128     | 8392.5 | 276.0 |
| 331    | G130     | 8377.5 | 157.0 |
| 332    | G132     | 8362.5 | 276.0 |
| 333    | G134     | 8347.5 | 157.0 |
| 334    | G136     | 8332.5 | 276.0 |
| 335    | G138     | 8317.5 | 157.0 |
| 336    | G140     | 8302.5 | 276.0 |
| 337    | G142     | 8287.5 | 157.0 |
| 338    | G144     | 8272.5 | 276.0 |
| 339    | G146     | 8257.5 | 157.0 |
| 340    | G148     | 8242.5 | 276.0 |
| 341    | G150     | 8227.5 | 157.0 |
| 342    | G152     | 8212.5 | 276.0 |
| 343    | G154     | 8197.5 | 157.0 |
| 344    | G156     | 8182.5 | 276.0 |
| 345    | G158     | 8167.5 | 157.0 |
| 346    | G160     | 8152.5 | 276.0 |
| 347    | G162     | 8137.5 | 157.0 |
| 348    | G164     | 8122.5 | 276.0 |
| 349    | G166     | 8107.5 | 157.0 |
| 350    | G168     | 8092.5 | 276.0 |

| pad No | pad name | X      | Y     |
|--------|----------|--------|-------|
| 351    | G170     | 8077.5 | 157.0 |
| 352    | G172     | 8062.5 | 276.0 |
| 353    | G174     | 8047.5 | 157.0 |
| 354    | G176     | 8032.5 | 276.0 |
| 355    | G178     | 8017.5 | 157.0 |
| 356    | G180     | 8002.5 | 276.0 |
| 357    | G182     | 7987.5 | 157.0 |
| 358    | G184     | 7972.5 | 276.0 |
| 359    | G186     | 7957.5 | 157.0 |
| 360    | G188     | 7942.5 | 276.0 |
| 361    | G190     | 7927.5 | 157.0 |
| 362    | G192     | 7912.5 | 276.0 |
| 363    | G194     | 7897.5 | 157.0 |
| 364    | G196     | 7882.5 | 276.0 |
| 365    | G198     | 7867.5 | 157.0 |
| 366    | G200     | 7852.5 | 276.0 |
| 367    | G202     | 7837.5 | 157.0 |
| 368    | G204     | 7822.5 | 276.0 |
| 369    | G206     | 7807.5 | 157.0 |
| 370    | G208     | 7792.5 | 276.0 |
| 371    | G210     | 7777.5 | 157.0 |
| 372    | G212     | 7762.5 | 276.0 |
| 373    | G214     | 7747.5 | 157.0 |
| 374    | G216     | 7732.5 | 276.0 |
| 375    | G218     | 7717.5 | 157.0 |
| 376    | G220     | 7702.5 | 276.0 |
| 377    | G222     | 7687.5 | 157.0 |
| 378    | G224     | 7672.5 | 276.0 |
| 379    | G226     | 7657.5 | 157.0 |
| 380    | G228     | 7642.5 | 276.0 |
| 381    | G230     | 7627.5 | 157.0 |
| 382    | G232     | 7612.5 | 276.0 |
| 383    | G234     | 7597.5 | 157.0 |
| 384    | G236     | 7582.5 | 276.0 |
| 385    | G238     | 7567.5 | 157.0 |
| 386    | G240     | 7552.5 | 276.0 |
| 387    | G242     | 7537.5 | 157.0 |
| 388    | G244     | 7522.5 | 276.0 |
| 389    | G246     | 7507.5 | 157.0 |
| 390    | G248     | 7492.5 | 276.0 |
| 391    | G250     | 7477.5 | 157.0 |
| 392    | G252     | 7462.5 | 276.0 |
| 393    | G254     | 7447.5 | 157.0 |
| 394    | G256     | 7432.5 | 276.0 |
| 395    | G258     | 7417.5 | 157.0 |
| 396    | G260     | 7402.5 | 276.0 |
| 397    | G262     | 7387.5 | 157.0 |
| 398    | G264     | 7372.5 | 276.0 |
| 399    | G266     | 7357.5 | 157.0 |
| 400    | G268     | 7342.5 | 276.0 |

**R61509V Pad Coordinate (Unit: μm)**

2008.04.21 rev0.1

| pad No | pad name | X      | Y     |
|--------|----------|--------|-------|
| 401    | G270     | 7327.5 | 157.0 |
| 402    | G272     | 7312.5 | 276.0 |
| 403    | G274     | 7297.5 | 157.0 |
| 404    | G276     | 7282.5 | 276.0 |
| 405    | G278     | 7267.5 | 157.0 |
| 406    | G280     | 7252.5 | 276.0 |
| 407    | G282     | 7237.5 | 157.0 |
| 408    | G284     | 7222.5 | 276.0 |
| 409    | G286     | 7207.5 | 157.0 |
| 410    | G288     | 7192.5 | 276.0 |
| 411    | G290     | 7177.5 | 157.0 |
| 412    | G292     | 7162.5 | 276.0 |
| 413    | G294     | 7147.5 | 157.0 |
| 414    | G296     | 7132.5 | 276.0 |
| 415    | G298     | 7117.5 | 157.0 |
| 416    | G300     | 7102.5 | 276.0 |
| 417    | G302     | 7087.5 | 157.0 |
| 418    | G304     | 7072.5 | 276.0 |
| 419    | G306     | 7057.5 | 157.0 |
| 420    | G308     | 7042.5 | 276.0 |
| 421    | G310     | 7027.5 | 157.0 |
| 422    | G312     | 7012.5 | 276.0 |
| 423    | G314     | 6997.5 | 157.0 |
| 424    | G316     | 6982.5 | 276.0 |
| 425    | G318     | 6967.5 | 157.0 |
| 426    | G320     | 6952.5 | 276.0 |
| 427    | G322     | 6937.5 | 157.0 |
| 428    | G324     | 6922.5 | 276.0 |
| 429    | G326     | 6907.5 | 157.0 |
| 430    | G328     | 6892.5 | 276.0 |
| 431    | G330     | 6877.5 | 157.0 |
| 432    | G332     | 6862.5 | 276.0 |
| 433    | G334     | 6847.5 | 157.0 |
| 434    | G336     | 6832.5 | 276.0 |
| 435    | G338     | 6817.5 | 157.0 |
| 436    | G340     | 6802.5 | 276.0 |
| 437    | G342     | 6787.5 | 157.0 |
| 438    | G344     | 6772.5 | 276.0 |
| 439    | G346     | 6757.5 | 157.0 |
| 440    | G348     | 6742.5 | 276.0 |
| 441    | G350     | 6727.5 | 157.0 |
| 442    | G352     | 6712.5 | 276.0 |
| 443    | G354     | 6697.5 | 157.0 |
| 444    | G356     | 6682.5 | 276.0 |
| 445    | G358     | 6667.5 | 157.0 |
| 446    | G360     | 6652.5 | 276.0 |
| 447    | G362     | 6637.5 | 157.0 |
| 448    | G364     | 6622.5 | 276.0 |
| 449    | G366     | 6607.5 | 157.0 |
| 450    | G368     | 6592.5 | 276.0 |

| pad No | pad name | X      | Y     |
|--------|----------|--------|-------|
| 451    | G370     | 6577.5 | 157.0 |
| 452    | G372     | 6562.5 | 276.0 |
| 453    | G374     | 6547.5 | 157.0 |
| 454    | G376     | 6532.5 | 276.0 |
| 455    | G378     | 6517.5 | 157.0 |
| 456    | G380     | 6502.5 | 276.0 |
| 457    | G382     | 6487.5 | 157.0 |
| 458    | G384     | 6472.5 | 276.0 |
| 459    | G386     | 6457.5 | 157.0 |
| 460    | G388     | 6442.5 | 276.0 |
| 461    | G390     | 6427.5 | 157.0 |
| 462    | G392     | 6412.5 | 276.0 |
| 463    | G394     | 6397.5 | 157.0 |
| 464    | G396     | 6382.5 | 276.0 |
| 465    | G398     | 6367.5 | 157.0 |
| 466    | G400     | 6352.5 | 276.0 |
| 467    | G402     | 6337.5 | 157.0 |
| 468    | G404     | 6322.5 | 276.0 |
| 469    | G406     | 6307.5 | 157.0 |
| 470    | G408     | 6292.5 | 276.0 |
| 471    | G410     | 6277.5 | 157.0 |
| 472    | G412     | 6262.5 | 276.0 |
| 473    | G414     | 6247.5 | 157.0 |
| 474    | G416     | 6232.5 | 276.0 |
| 475    | G418     | 6217.5 | 157.0 |
| 476    | G420     | 6202.5 | 276.0 |
| 477    | G422     | 6187.5 | 157.0 |
| 478    | G424     | 6172.5 | 276.0 |
| 479    | G426     | 6157.5 | 157.0 |
| 480    | G428     | 6142.5 | 276.0 |
| 481    | G430     | 6127.5 | 157.0 |
| 482    | G432     | 6112.5 | 276.0 |
| 483    | VGLDMY2  | 6097.5 | 157.0 |
| 484    | TESTO5   | 5887.5 | 157.0 |
| 485    | S720     | 5872.5 | 276.0 |
| 486    | S719     | 5857.5 | 157.0 |
| 487    | S718     | 5842.5 | 276.0 |
| 488    | S717     | 5827.5 | 157.0 |
| 489    | S716     | 5812.5 | 276.0 |
| 490    | S715     | 5797.5 | 157.0 |
| 491    | S714     | 5782.5 | 276.0 |
| 492    | S713     | 5767.5 | 157.0 |
| 493    | S712     | 5752.5 | 276.0 |
| 494    | S711     | 5737.5 | 157.0 |
| 495    | S710     | 5722.5 | 276.0 |
| 496    | S709     | 5707.5 | 157.0 |
| 497    | S708     | 5692.5 | 276.0 |
| 498    | S707     | 5677.5 | 157.0 |
| 499    | S706     | 5662.5 | 276.0 |
| 500    | S705     | 5647.5 | 157.0 |

**R61509V Pad Coordinate (Unit:  $\mu\text{m}$ )**

2008.04.21 rev0.1

| pad No | pad name | X      | Y     |
|--------|----------|--------|-------|
| 501    | S704     | 5632.5 | 276.0 |
| 502    | S703     | 5617.5 | 157.0 |
| 503    | S702     | 5602.5 | 276.0 |
| 504    | S701     | 5587.5 | 157.0 |
| 505    | S700     | 5572.5 | 276.0 |
| 506    | S699     | 5557.5 | 157.0 |
| 507    | S698     | 5542.5 | 276.0 |
| 508    | S697     | 5527.5 | 157.0 |
| 509    | S696     | 5512.5 | 276.0 |
| 510    | S695     | 5497.5 | 157.0 |
| 511    | S694     | 5482.5 | 276.0 |
| 512    | S693     | 5467.5 | 157.0 |
| 513    | S692     | 5452.5 | 276.0 |
| 514    | S691     | 5437.5 | 157.0 |
| 515    | S690     | 5422.5 | 276.0 |
| 516    | S689     | 5407.5 | 157.0 |
| 517    | S688     | 5392.5 | 276.0 |
| 518    | S687     | 5377.5 | 157.0 |
| 519    | S686     | 5362.5 | 276.0 |
| 520    | S685     | 5347.5 | 157.0 |
| 521    | S684     | 5332.5 | 276.0 |
| 522    | S683     | 5317.5 | 157.0 |
| 523    | S682     | 5302.5 | 276.0 |
| 524    | S681     | 5287.5 | 157.0 |
| 525    | S680     | 5272.5 | 276.0 |
| 526    | S679     | 5257.5 | 157.0 |
| 527    | S678     | 5242.5 | 276.0 |
| 528    | S677     | 5227.5 | 157.0 |
| 529    | S676     | 5212.5 | 276.0 |
| 530    | S675     | 5197.5 | 157.0 |
| 531    | S674     | 5182.5 | 276.0 |
| 532    | S673     | 5167.5 | 157.0 |
| 533    | S672     | 5152.5 | 276.0 |
| 534    | S671     | 5137.5 | 157.0 |
| 535    | S670     | 5122.5 | 276.0 |
| 536    | S669     | 5107.5 | 157.0 |
| 537    | S668     | 5092.5 | 276.0 |
| 538    | S667     | 5077.5 | 157.0 |
| 539    | S666     | 5062.5 | 276.0 |
| 540    | S665     | 5047.5 | 157.0 |
| 541    | S664     | 5032.5 | 276.0 |
| 542    | S663     | 5017.5 | 157.0 |
| 543    | S662     | 5002.5 | 276.0 |
| 544    | S661     | 4987.5 | 157.0 |
| 545    | S660     | 4972.5 | 276.0 |
| 546    | S659     | 4957.5 | 157.0 |
| 547    | S658     | 4942.5 | 276.0 |
| 548    | S657     | 4927.5 | 157.0 |
| 549    | S656     | 4912.5 | 276.0 |
| 550    | S655     | 4897.5 | 157.0 |

| pad No | pad name | X      | Y     |
|--------|----------|--------|-------|
| 551    | S654     | 4882.5 | 276.0 |
| 552    | S653     | 4867.5 | 157.0 |
| 553    | S652     | 4852.5 | 276.0 |
| 554    | S651     | 4837.5 | 157.0 |
| 555    | S650     | 4822.5 | 276.0 |
| 556    | S649     | 4807.5 | 157.0 |
| 557    | S648     | 4792.5 | 276.0 |
| 558    | S647     | 4777.5 | 157.0 |
| 559    | S646     | 4762.5 | 276.0 |
| 560    | S645     | 4747.5 | 157.0 |
| 561    | S644     | 4732.5 | 276.0 |
| 562    | S643     | 4717.5 | 157.0 |
| 563    | S642     | 4702.5 | 276.0 |
| 564    | S641     | 4687.5 | 157.0 |
| 565    | S640     | 4672.5 | 276.0 |
| 566    | S639     | 4657.5 | 157.0 |
| 567    | S638     | 4642.5 | 276.0 |
| 568    | S637     | 4627.5 | 157.0 |
| 569    | S636     | 4612.5 | 276.0 |
| 570    | S635     | 4597.5 | 157.0 |
| 571    | S634     | 4582.5 | 276.0 |
| 572    | S633     | 4567.5 | 157.0 |
| 573    | S632     | 4552.5 | 276.0 |
| 574    | S631     | 4537.5 | 157.0 |
| 575    | S630     | 4522.5 | 276.0 |
| 576    | S629     | 4507.5 | 157.0 |
| 577    | S628     | 4492.5 | 276.0 |
| 578    | S627     | 4477.5 | 157.0 |
| 579    | S626     | 4462.5 | 276.0 |
| 580    | S625     | 4447.5 | 157.0 |
| 581    | S624     | 4432.5 | 276.0 |
| 582    | S623     | 4417.5 | 157.0 |
| 583    | S622     | 4402.5 | 276.0 |
| 584    | S621     | 4387.5 | 157.0 |
| 585    | S620     | 4372.5 | 276.0 |
| 586    | S619     | 4357.5 | 157.0 |
| 587    | S618     | 4342.5 | 276.0 |
| 588    | S617     | 4327.5 | 157.0 |
| 589    | S616     | 4312.5 | 276.0 |
| 590    | S615     | 4297.5 | 157.0 |
| 591    | S614     | 4282.5 | 276.0 |
| 592    | S613     | 4267.5 | 157.0 |
| 593    | S612     | 4252.5 | 276.0 |
| 594    | S611     | 4237.5 | 157.0 |
| 595    | S610     | 4222.5 | 276.0 |
| 596    | S609     | 4207.5 | 157.0 |
| 597    | S608     | 4192.5 | 276.0 |
| 598    | S607     | 4177.5 | 157.0 |
| 599    | S606     | 4162.5 | 276.0 |
| 600    | S605     | 4147.5 | 157.0 |

**R61509V Pad Coordinate (Unit:  $\mu\text{m}$ )**

2008.04.21 rev0.1

| pad No | pad name | X      | Y     |
|--------|----------|--------|-------|
| 601    | S604     | 4132.5 | 276.0 |
| 602    | S603     | 4117.5 | 157.0 |
| 603    | S602     | 4102.5 | 276.0 |
| 604    | S601     | 4087.5 | 157.0 |
| 605    | S600     | 4072.5 | 276.0 |
| 606    | S599     | 4057.5 | 157.0 |
| 607    | S598     | 4042.5 | 276.0 |
| 608    | S597     | 4027.5 | 157.0 |
| 609    | S596     | 4012.5 | 276.0 |
| 610    | S595     | 3997.5 | 157.0 |
| 611    | S594     | 3982.5 | 276.0 |
| 612    | S593     | 3967.5 | 157.0 |
| 613    | S592     | 3952.5 | 276.0 |
| 614    | S591     | 3937.5 | 157.0 |
| 615    | S590     | 3922.5 | 276.0 |
| 616    | S589     | 3907.5 | 157.0 |
| 617    | S588     | 3892.5 | 276.0 |
| 618    | S587     | 3877.5 | 157.0 |
| 619    | S586     | 3862.5 | 276.0 |
| 620    | S585     | 3847.5 | 157.0 |
| 621    | S584     | 3832.5 | 276.0 |
| 622    | S583     | 3817.5 | 157.0 |
| 623    | S582     | 3802.5 | 276.0 |
| 624    | S581     | 3787.5 | 157.0 |
| 625    | S580     | 3772.5 | 276.0 |
| 626    | S579     | 3757.5 | 157.0 |
| 627    | S578     | 3742.5 | 276.0 |
| 628    | S577     | 3727.5 | 157.0 |
| 629    | S576     | 3712.5 | 276.0 |
| 630    | S575     | 3697.5 | 157.0 |
| 631    | S574     | 3682.5 | 276.0 |
| 632    | S573     | 3667.5 | 157.0 |
| 633    | S572     | 3652.5 | 276.0 |
| 634    | S571     | 3637.5 | 157.0 |
| 635    | S570     | 3622.5 | 276.0 |
| 636    | S569     | 3607.5 | 157.0 |
| 637    | S568     | 3592.5 | 276.0 |
| 638    | S567     | 3577.5 | 157.0 |
| 639    | S566     | 3562.5 | 276.0 |
| 640    | S565     | 3547.5 | 157.0 |
| 641    | S564     | 3532.5 | 276.0 |
| 642    | S563     | 3517.5 | 157.0 |
| 643    | S562     | 3502.5 | 276.0 |
| 644    | S561     | 3487.5 | 157.0 |
| 645    | S560     | 3472.5 | 276.0 |
| 646    | S559     | 3457.5 | 157.0 |
| 647    | S558     | 3442.5 | 276.0 |
| 648    | S557     | 3427.5 | 157.0 |
| 649    | S556     | 3412.5 | 276.0 |
| 650    | S555     | 3397.5 | 157.0 |

| pad No | pad name | X      | Y     |
|--------|----------|--------|-------|
| 651    | S554     | 3382.5 | 276.0 |
| 652    | S553     | 3367.5 | 157.0 |
| 653    | S552     | 3352.5 | 276.0 |
| 654    | S551     | 3337.5 | 157.0 |
| 655    | S550     | 3322.5 | 276.0 |
| 656    | S549     | 3307.5 | 157.0 |
| 657    | S548     | 3292.5 | 276.0 |
| 658    | S547     | 3277.5 | 157.0 |
| 659    | S546     | 3262.5 | 276.0 |
| 660    | S545     | 3247.5 | 157.0 |
| 661    | S544     | 3232.5 | 276.0 |
| 662    | S543     | 3217.5 | 157.0 |
| 663    | S542     | 3202.5 | 276.0 |
| 664    | S541     | 3187.5 | 157.0 |
| 665    | S540     | 3172.5 | 276.0 |
| 666    | S539     | 3157.5 | 157.0 |
| 667    | S538     | 3142.5 | 276.0 |
| 668    | S537     | 3127.5 | 157.0 |
| 669    | S536     | 3112.5 | 276.0 |
| 670    | S535     | 3097.5 | 157.0 |
| 671    | S534     | 3082.5 | 276.0 |
| 672    | S533     | 3067.5 | 157.0 |
| 673    | S532     | 3052.5 | 276.0 |
| 674    | S531     | 3037.5 | 157.0 |
| 675    | S530     | 3022.5 | 276.0 |
| 676    | S529     | 3007.5 | 157.0 |
| 677    | S528     | 2992.5 | 276.0 |
| 678    | S527     | 2977.5 | 157.0 |
| 679    | S526     | 2962.5 | 276.0 |
| 680    | S525     | 2947.5 | 157.0 |
| 681    | S524     | 2932.5 | 276.0 |
| 682    | S523     | 2917.5 | 157.0 |
| 683    | S522     | 2902.5 | 276.0 |
| 684    | S521     | 2887.5 | 157.0 |
| 685    | S520     | 2872.5 | 276.0 |
| 686    | S519     | 2857.5 | 157.0 |
| 687    | S518     | 2842.5 | 276.0 |
| 688    | S517     | 2827.5 | 157.0 |
| 689    | S516     | 2812.5 | 276.0 |
| 690    | S515     | 2797.5 | 157.0 |
| 691    | S514     | 2782.5 | 276.0 |
| 692    | S513     | 2767.5 | 157.0 |
| 693    | S512     | 2752.5 | 276.0 |
| 694    | S511     | 2737.5 | 157.0 |
| 695    | S510     | 2722.5 | 276.0 |
| 696    | S509     | 2707.5 | 157.0 |
| 697    | S508     | 2692.5 | 276.0 |
| 698    | S507     | 2677.5 | 157.0 |
| 699    | S506     | 2662.5 | 276.0 |
| 700    | S505     | 2647.5 | 157.0 |

**R61509V Pad Coordinate (Unit:  $\mu\text{m}$ )**

2008.04.21 rev0.1

| pad No | pad name | X      | Y     |
|--------|----------|--------|-------|
| 701    | S504     | 2632.5 | 276.0 |
| 702    | S503     | 2617.5 | 157.0 |
| 703    | S502     | 2602.5 | 276.0 |
| 704    | S501     | 2587.5 | 157.0 |
| 705    | S500     | 2572.5 | 276.0 |
| 706    | S499     | 2557.5 | 157.0 |
| 707    | S498     | 2542.5 | 276.0 |
| 708    | S497     | 2527.5 | 157.0 |
| 709    | S496     | 2512.5 | 276.0 |
| 710    | S495     | 2497.5 | 157.0 |
| 711    | S494     | 2482.5 | 276.0 |
| 712    | S493     | 2467.5 | 157.0 |
| 713    | S492     | 2452.5 | 276.0 |
| 714    | S491     | 2437.5 | 157.0 |
| 715    | S490     | 2422.5 | 276.0 |
| 716    | S489     | 2407.5 | 157.0 |
| 717    | S488     | 2392.5 | 276.0 |
| 718    | S487     | 2377.5 | 157.0 |
| 719    | S486     | 2362.5 | 276.0 |
| 720    | S485     | 2347.5 | 157.0 |
| 721    | S484     | 2332.5 | 276.0 |
| 722    | S483     | 2317.5 | 157.0 |
| 723    | S482     | 2302.5 | 276.0 |
| 724    | S481     | 2287.5 | 157.0 |
| 725    | S480     | 2272.5 | 276.0 |
| 726    | S479     | 2257.5 | 157.0 |
| 727    | S478     | 2242.5 | 276.0 |
| 728    | S477     | 2227.5 | 157.0 |
| 729    | S476     | 2212.5 | 276.0 |
| 730    | S475     | 2197.5 | 157.0 |
| 731    | S474     | 2182.5 | 276.0 |
| 732    | S473     | 2167.5 | 157.0 |
| 733    | S472     | 2152.5 | 276.0 |
| 734    | S471     | 2137.5 | 157.0 |
| 735    | S470     | 2122.5 | 276.0 |
| 736    | S469     | 2107.5 | 157.0 |
| 737    | S468     | 2092.5 | 276.0 |
| 738    | S467     | 2077.5 | 157.0 |
| 739    | S466     | 2062.5 | 276.0 |
| 740    | S465     | 2047.5 | 157.0 |
| 741    | S464     | 2032.5 | 276.0 |
| 742    | S463     | 2017.5 | 157.0 |
| 743    | S462     | 2002.5 | 276.0 |
| 744    | S461     | 1987.5 | 157.0 |
| 745    | S460     | 1972.5 | 276.0 |
| 746    | S459     | 1957.5 | 157.0 |
| 747    | S458     | 1942.5 | 276.0 |
| 748    | S457     | 1927.5 | 157.0 |
| 749    | S456     | 1912.5 | 276.0 |
| 750    | S455     | 1897.5 | 157.0 |

| pad No | pad name | X      | Y     |
|--------|----------|--------|-------|
| 751    | S454     | 1882.5 | 276.0 |
| 752    | S453     | 1867.5 | 157.0 |
| 753    | S452     | 1852.5 | 276.0 |
| 754    | S451     | 1837.5 | 157.0 |
| 755    | S450     | 1822.5 | 276.0 |
| 756    | S449     | 1807.5 | 157.0 |
| 757    | S448     | 1792.5 | 276.0 |
| 758    | S447     | 1777.5 | 157.0 |
| 759    | S446     | 1762.5 | 276.0 |
| 760    | S445     | 1747.5 | 157.0 |
| 761    | S444     | 1732.5 | 276.0 |
| 762    | S443     | 1717.5 | 157.0 |
| 763    | S442     | 1702.5 | 276.0 |
| 764    | S441     | 1687.5 | 157.0 |
| 765    | S440     | 1672.5 | 276.0 |
| 766    | S439     | 1657.5 | 157.0 |
| 767    | S438     | 1642.5 | 276.0 |
| 768    | S437     | 1627.5 | 157.0 |
| 769    | S436     | 1612.5 | 276.0 |
| 770    | S435     | 1597.5 | 157.0 |
| 771    | S434     | 1582.5 | 276.0 |
| 772    | S433     | 1567.5 | 157.0 |
| 773    | S432     | 1552.5 | 276.0 |
| 774    | S431     | 1537.5 | 157.0 |
| 775    | S430     | 1522.5 | 276.0 |
| 776    | S429     | 1507.5 | 157.0 |
| 777    | S428     | 1492.5 | 276.0 |
| 778    | S427     | 1477.5 | 157.0 |
| 779    | S426     | 1462.5 | 276.0 |
| 780    | S425     | 1447.5 | 157.0 |
| 781    | S424     | 1432.5 | 276.0 |
| 782    | S423     | 1417.5 | 157.0 |
| 783    | S422     | 1402.5 | 276.0 |
| 784    | S421     | 1387.5 | 157.0 |
| 785    | S420     | 1372.5 | 276.0 |
| 786    | S419     | 1357.5 | 157.0 |
| 787    | S418     | 1342.5 | 276.0 |
| 788    | S417     | 1327.5 | 157.0 |
| 789    | S416     | 1312.5 | 276.0 |
| 790    | S415     | 1297.5 | 157.0 |
| 791    | S414     | 1282.5 | 276.0 |
| 792    | S413     | 1267.5 | 157.0 |
| 793    | S412     | 1252.5 | 276.0 |
| 794    | S411     | 1237.5 | 157.0 |
| 795    | S410     | 1222.5 | 276.0 |
| 796    | S409     | 1207.5 | 157.0 |
| 797    | S408     | 1192.5 | 276.0 |
| 798    | S407     | 1177.5 | 157.0 |
| 799    | S406     | 1162.5 | 276.0 |
| 800    | S405     | 1147.5 | 157.0 |

**R61509V Pad Coordinate (Unit:  $\mu\text{m}$ )**

2008.04.21 rev0.1

| pad No | pad name | X      | Y     |
|--------|----------|--------|-------|
| 801    | S404     | 1132.5 | 276.0 |
| 802    | S403     | 1117.5 | 157.0 |
| 803    | S402     | 1102.5 | 276.0 |
| 804    | S401     | 1087.5 | 157.0 |
| 805    | S400     | 1072.5 | 276.0 |
| 806    | S399     | 1057.5 | 157.0 |
| 807    | S398     | 1042.5 | 276.0 |
| 808    | S397     | 1027.5 | 157.0 |
| 809    | S396     | 1012.5 | 276.0 |
| 810    | S395     | 997.5  | 157.0 |
| 811    | S394     | 982.5  | 276.0 |
| 812    | S393     | 967.5  | 157.0 |
| 813    | S392     | 952.5  | 276.0 |
| 814    | S391     | 937.5  | 157.0 |
| 815    | S390     | 922.5  | 276.0 |
| 816    | S389     | 907.5  | 157.0 |
| 817    | S388     | 892.5  | 276.0 |
| 818    | S387     | 877.5  | 157.0 |
| 819    | S386     | 862.5  | 276.0 |
| 820    | S385     | 847.5  | 157.0 |
| 821    | S384     | 832.5  | 276.0 |
| 822    | S383     | 817.5  | 157.0 |
| 823    | S382     | 802.5  | 276.0 |
| 824    | S381     | 787.5  | 157.0 |
| 825    | S380     | 772.5  | 276.0 |
| 826    | S379     | 757.5  | 157.0 |
| 827    | S378     | 742.5  | 276.0 |
| 828    | S377     | 727.5  | 157.0 |
| 829    | S376     | 712.5  | 276.0 |
| 830    | S375     | 697.5  | 157.0 |
| 831    | S374     | 682.5  | 276.0 |
| 832    | S373     | 667.5  | 157.0 |
| 833    | S372     | 652.5  | 276.0 |
| 834    | S371     | 637.5  | 157.0 |
| 835    | S370     | 622.5  | 276.0 |
| 836    | S369     | 607.5  | 157.0 |
| 837    | S368     | 592.5  | 276.0 |
| 838    | S367     | 577.5  | 157.0 |
| 839    | S366     | 562.5  | 276.0 |
| 840    | S365     | 547.5  | 157.0 |
| 841    | S364     | 532.5  | 276.0 |
| 842    | S363     | 517.5  | 157.0 |
| 843    | S362     | 502.5  | 276.0 |
| 844    | S361     | 487.5  | 157.0 |
| 845    | TESTO6   | 472.5  | 276.0 |
| 846    | TESTO7   | 457.5  | 157.0 |
| 847    | TESTO8   | 442.5  | 276.0 |
| 848    | TESTO9   | 427.5  | 157.0 |
| 849    | TESTO10  | -427.5 | 276.0 |
| 850    | TESTO11  | -442.5 | 157.0 |

| pad No | pad name | X       | Y     |
|--------|----------|---------|-------|
| 851    | TESTO12  | -457.5  | 276.0 |
| 852    | TESTO13  | -472.5  | 157.0 |
| 853    | S360     | -487.5  | 276.0 |
| 854    | S359     | -502.5  | 157.0 |
| 855    | S358     | -517.5  | 276.0 |
| 856    | S357     | -532.5  | 157.0 |
| 857    | S356     | -547.5  | 276.0 |
| 858    | S355     | -562.5  | 157.0 |
| 859    | S354     | -577.5  | 276.0 |
| 860    | S353     | -592.5  | 157.0 |
| 861    | S352     | -607.5  | 276.0 |
| 862    | S351     | -622.5  | 157.0 |
| 863    | S350     | -637.5  | 276.0 |
| 864    | S349     | -652.5  | 157.0 |
| 865    | S348     | -667.5  | 276.0 |
| 866    | S347     | -682.5  | 157.0 |
| 867    | S346     | -697.5  | 276.0 |
| 868    | S345     | -712.5  | 157.0 |
| 869    | S344     | -727.5  | 276.0 |
| 870    | S343     | -742.5  | 157.0 |
| 871    | S342     | -757.5  | 276.0 |
| 872    | S341     | -772.5  | 157.0 |
| 873    | S340     | -787.5  | 276.0 |
| 874    | S339     | -802.5  | 157.0 |
| 875    | S338     | -817.5  | 276.0 |
| 876    | S337     | -832.5  | 157.0 |
| 877    | S336     | -847.5  | 276.0 |
| 878    | S335     | -862.5  | 157.0 |
| 879    | S334     | -877.5  | 276.0 |
| 880    | S333     | -892.5  | 157.0 |
| 881    | S332     | -907.5  | 276.0 |
| 882    | S331     | -922.5  | 157.0 |
| 883    | S330     | -937.5  | 276.0 |
| 884    | S329     | -952.5  | 157.0 |
| 885    | S328     | -967.5  | 276.0 |
| 886    | S327     | -982.5  | 157.0 |
| 887    | S326     | -997.5  | 276.0 |
| 888    | S325     | -1012.5 | 157.0 |
| 889    | S324     | -1027.5 | 276.0 |
| 890    | S323     | -1042.5 | 157.0 |
| 891    | S322     | -1057.5 | 276.0 |
| 892    | S321     | -1072.5 | 157.0 |
| 893    | S320     | -1087.5 | 276.0 |
| 894    | S319     | -1102.5 | 157.0 |
| 895    | S318     | -1117.5 | 276.0 |
| 896    | S317     | -1132.5 | 157.0 |
| 897    | S316     | -1147.5 | 276.0 |
| 898    | S315     | -1162.5 | 157.0 |
| 899    | S314     | -1177.5 | 276.0 |
| 900    | S313     | -1192.5 | 157.0 |

**R61509V Pad Coordinate (Unit:  $\mu\text{m}$ )**

2008.04.21 rev0.1

| pad No | pad name | X       | Y     |
|--------|----------|---------|-------|
| 901    | S312     | -1207.5 | 276.0 |
| 902    | S311     | -1222.5 | 157.0 |
| 903    | S310     | -1237.5 | 276.0 |
| 904    | S309     | -1252.5 | 157.0 |
| 905    | S308     | -1267.5 | 276.0 |
| 906    | S307     | -1282.5 | 157.0 |
| 907    | S306     | -1297.5 | 276.0 |
| 908    | S305     | -1312.5 | 157.0 |
| 909    | S304     | -1327.5 | 276.0 |
| 910    | S303     | -1342.5 | 157.0 |
| 911    | S302     | -1357.5 | 276.0 |
| 912    | S301     | -1372.5 | 157.0 |
| 913    | S300     | -1387.5 | 276.0 |
| 914    | S299     | -1402.5 | 157.0 |
| 915    | S298     | -1417.5 | 276.0 |
| 916    | S297     | -1432.5 | 157.0 |
| 917    | S296     | -1447.5 | 276.0 |
| 918    | S295     | -1462.5 | 157.0 |
| 919    | S294     | -1477.5 | 276.0 |
| 920    | S293     | -1492.5 | 157.0 |
| 921    | S292     | -1507.5 | 276.0 |
| 922    | S291     | -1522.5 | 157.0 |
| 923    | S290     | -1537.5 | 276.0 |
| 924    | S289     | -1552.5 | 157.0 |
| 925    | S288     | -1567.5 | 276.0 |
| 926    | S287     | -1582.5 | 157.0 |
| 927    | S286     | -1597.5 | 276.0 |
| 928    | S285     | -1612.5 | 157.0 |
| 929    | S284     | -1627.5 | 276.0 |
| 930    | S283     | -1642.5 | 157.0 |
| 931    | S282     | -1657.5 | 276.0 |
| 932    | S281     | -1672.5 | 157.0 |
| 933    | S280     | -1687.5 | 276.0 |
| 934    | S279     | -1702.5 | 157.0 |
| 935    | S278     | -1717.5 | 276.0 |
| 936    | S277     | -1732.5 | 157.0 |
| 937    | S276     | -1747.5 | 276.0 |
| 938    | S275     | -1762.5 | 157.0 |
| 939    | S274     | -1777.5 | 276.0 |
| 940    | S273     | -1792.5 | 157.0 |
| 941    | S272     | -1807.5 | 276.0 |
| 942    | S271     | -1822.5 | 157.0 |
| 943    | S270     | -1837.5 | 276.0 |
| 944    | S269     | -1852.5 | 157.0 |
| 945    | S268     | -1867.5 | 276.0 |
| 946    | S267     | -1882.5 | 157.0 |
| 947    | S266     | -1897.5 | 276.0 |
| 948    | S265     | -1912.5 | 157.0 |
| 949    | S264     | -1927.5 | 276.0 |
| 950    | S263     | -1942.5 | 157.0 |

| pad No | pad name | X       | Y     |
|--------|----------|---------|-------|
| 951    | S262     | -1957.5 | 276.0 |
| 952    | S261     | -1972.5 | 157.0 |
| 953    | S260     | -1987.5 | 276.0 |
| 954    | S259     | -2002.5 | 157.0 |
| 955    | S258     | -2017.5 | 276.0 |
| 956    | S257     | -2032.5 | 157.0 |
| 957    | S256     | -2047.5 | 276.0 |
| 958    | S255     | -2062.5 | 157.0 |
| 959    | S254     | -2077.5 | 276.0 |
| 960    | S253     | -2092.5 | 157.0 |
| 961    | S252     | -2107.5 | 276.0 |
| 962    | S251     | -2122.5 | 157.0 |
| 963    | S250     | -2137.5 | 276.0 |
| 964    | S249     | -2152.5 | 157.0 |
| 965    | S248     | -2167.5 | 276.0 |
| 966    | S247     | -2182.5 | 157.0 |
| 967    | S246     | -2197.5 | 276.0 |
| 968    | S245     | -2212.5 | 157.0 |
| 969    | S244     | -2227.5 | 276.0 |
| 970    | S243     | -2242.5 | 157.0 |
| 971    | S242     | -2257.5 | 276.0 |
| 972    | S241     | -2272.5 | 157.0 |
| 973    | S240     | -2287.5 | 276.0 |
| 974    | S239     | -2302.5 | 157.0 |
| 975    | S238     | -2317.5 | 276.0 |
| 976    | S237     | -2332.5 | 157.0 |
| 977    | S236     | -2347.5 | 276.0 |
| 978    | S235     | -2362.5 | 157.0 |
| 979    | S234     | -2377.5 | 276.0 |
| 980    | S233     | -2392.5 | 157.0 |
| 981    | S232     | -2407.5 | 276.0 |
| 982    | S231     | -2422.5 | 157.0 |
| 983    | S230     | -2437.5 | 276.0 |
| 984    | S229     | -2452.5 | 157.0 |
| 985    | S228     | -2467.5 | 276.0 |
| 986    | S227     | -2482.5 | 157.0 |
| 987    | S226     | -2497.5 | 276.0 |
| 988    | S225     | -2512.5 | 157.0 |
| 989    | S224     | -2527.5 | 276.0 |
| 990    | S223     | -2542.5 | 157.0 |
| 991    | S222     | -2557.5 | 276.0 |
| 992    | S221     | -2572.5 | 157.0 |
| 993    | S220     | -2587.5 | 276.0 |
| 994    | S219     | -2602.5 | 157.0 |
| 995    | S218     | -2617.5 | 276.0 |
| 996    | S217     | -2632.5 | 157.0 |
| 997    | S216     | -2647.5 | 276.0 |
| 998    | S215     | -2662.5 | 157.0 |
| 999    | S214     | -2677.5 | 276.0 |
| 1000   | S213     | -2692.5 | 157.0 |

**R61509V Pad Coordinate (Unit:  $\mu\text{m}$ )**

2008.04.21 rev0.1

| pad No | pad name | X       | Y     |
|--------|----------|---------|-------|
| 1001   | S212     | -2707.5 | 276.0 |
| 1002   | S211     | -2722.5 | 157.0 |
| 1003   | S210     | -2737.5 | 276.0 |
| 1004   | S209     | -2752.5 | 157.0 |
| 1005   | S208     | -2767.5 | 276.0 |
| 1006   | S207     | -2782.5 | 157.0 |
| 1007   | S206     | -2797.5 | 276.0 |
| 1008   | S205     | -2812.5 | 157.0 |
| 1009   | S204     | -2827.5 | 276.0 |
| 1010   | S203     | -2842.5 | 157.0 |
| 1011   | S202     | -2857.5 | 276.0 |
| 1012   | S201     | -2872.5 | 157.0 |
| 1013   | S200     | -2887.5 | 276.0 |
| 1014   | S199     | -2902.5 | 157.0 |
| 1015   | S198     | -2917.5 | 276.0 |
| 1016   | S197     | -2932.5 | 157.0 |
| 1017   | S196     | -2947.5 | 276.0 |
| 1018   | S195     | -2962.5 | 157.0 |
| 1019   | S194     | -2977.5 | 276.0 |
| 1020   | S193     | -2992.5 | 157.0 |
| 1021   | S192     | -3007.5 | 276.0 |
| 1022   | S191     | -3022.5 | 157.0 |
| 1023   | S190     | -3037.5 | 276.0 |
| 1024   | S189     | -3052.5 | 157.0 |
| 1025   | S188     | -3067.5 | 276.0 |
| 1026   | S187     | -3082.5 | 157.0 |
| 1027   | S186     | -3097.5 | 276.0 |
| 1028   | S185     | -3112.5 | 157.0 |
| 1029   | S184     | -3127.5 | 276.0 |
| 1030   | S183     | -3142.5 | 157.0 |
| 1031   | S182     | -3157.5 | 276.0 |
| 1032   | S181     | -3172.5 | 157.0 |
| 1033   | S180     | -3187.5 | 276.0 |
| 1034   | S179     | -3202.5 | 157.0 |
| 1035   | S178     | -3217.5 | 276.0 |
| 1036   | S177     | -3232.5 | 157.0 |
| 1037   | S176     | -3247.5 | 276.0 |
| 1038   | S175     | -3262.5 | 157.0 |
| 1039   | S174     | -3277.5 | 276.0 |
| 1040   | S173     | -3292.5 | 157.0 |
| 1041   | S172     | -3307.5 | 276.0 |
| 1042   | S171     | -3322.5 | 157.0 |
| 1043   | S170     | -3337.5 | 276.0 |
| 1044   | S169     | -3352.5 | 157.0 |
| 1045   | S168     | -3367.5 | 276.0 |
| 1046   | S167     | -3382.5 | 157.0 |
| 1047   | S166     | -3397.5 | 276.0 |
| 1048   | S165     | -3412.5 | 157.0 |
| 1049   | S164     | -3427.5 | 276.0 |
| 1050   | S163     | -3442.5 | 157.0 |

| pad No | pad name | X       | Y     |
|--------|----------|---------|-------|
| 1051   | S162     | -3457.5 | 276.0 |
| 1052   | S161     | -3472.5 | 157.0 |
| 1053   | S160     | -3487.5 | 276.0 |
| 1054   | S159     | -3502.5 | 157.0 |
| 1055   | S158     | -3517.5 | 276.0 |
| 1056   | S157     | -3532.5 | 157.0 |
| 1057   | S156     | -3547.5 | 276.0 |
| 1058   | S155     | -3562.5 | 157.0 |
| 1059   | S154     | -3577.5 | 276.0 |
| 1060   | S153     | -3592.5 | 157.0 |
| 1061   | S152     | -3607.5 | 276.0 |
| 1062   | S151     | -3622.5 | 157.0 |
| 1063   | S150     | -3637.5 | 276.0 |
| 1064   | S149     | -3652.5 | 157.0 |
| 1065   | S148     | -3667.5 | 276.0 |
| 1066   | S147     | -3682.5 | 157.0 |
| 1067   | S146     | -3697.5 | 276.0 |
| 1068   | S145     | -3712.5 | 157.0 |
| 1069   | S144     | -3727.5 | 276.0 |
| 1070   | S143     | -3742.5 | 157.0 |
| 1071   | S142     | -3757.5 | 276.0 |
| 1072   | S141     | -3772.5 | 157.0 |
| 1073   | S140     | -3787.5 | 276.0 |
| 1074   | S139     | -3802.5 | 157.0 |
| 1075   | S138     | -3817.5 | 276.0 |
| 1076   | S137     | -3832.5 | 157.0 |
| 1077   | S136     | -3847.5 | 276.0 |
| 1078   | S135     | -3862.5 | 157.0 |
| 1079   | S134     | -3877.5 | 276.0 |
| 1080   | S133     | -3892.5 | 157.0 |
| 1081   | S132     | -3907.5 | 276.0 |
| 1082   | S131     | -3922.5 | 157.0 |
| 1083   | S130     | -3937.5 | 276.0 |
| 1084   | S129     | -3952.5 | 157.0 |
| 1085   | S128     | -3967.5 | 276.0 |
| 1086   | S127     | -3982.5 | 157.0 |
| 1087   | S126     | -3997.5 | 276.0 |
| 1088   | S125     | -4012.5 | 157.0 |
| 1089   | S124     | -4027.5 | 276.0 |
| 1090   | S123     | -4042.5 | 157.0 |
| 1091   | S122     | -4057.5 | 276.0 |
| 1092   | S121     | -4072.5 | 157.0 |
| 1093   | S120     | -4087.5 | 276.0 |
| 1094   | S119     | -4102.5 | 157.0 |
| 1095   | S118     | -4117.5 | 276.0 |
| 1096   | S117     | -4132.5 | 157.0 |
| 1097   | S116     | -4147.5 | 276.0 |
| 1098   | S115     | -4162.5 | 157.0 |
| 1099   | S114     | -4177.5 | 276.0 |
| 1100   | S113     | -4192.5 | 157.0 |

**R61509V Pad Coordinate (Unit:  $\mu\text{m}$ )**

2008.04.21 rev0.1

| pad No | pad name | X       | Y     |
|--------|----------|---------|-------|
| 1101   | S112     | -4207.5 | 276.0 |
| 1102   | S111     | -4222.5 | 157.0 |
| 1103   | S110     | -4237.5 | 276.0 |
| 1104   | S109     | -4252.5 | 157.0 |
| 1105   | S108     | -4267.5 | 276.0 |
| 1106   | S107     | -4282.5 | 157.0 |
| 1107   | S106     | -4297.5 | 276.0 |
| 1108   | S105     | -4312.5 | 157.0 |
| 1109   | S104     | -4327.5 | 276.0 |
| 1110   | S103     | -4342.5 | 157.0 |
| 1111   | S102     | -4357.5 | 276.0 |
| 1112   | S101     | -4372.5 | 157.0 |
| 1113   | S100     | -4387.5 | 276.0 |
| 1114   | S99      | -4402.5 | 157.0 |
| 1115   | S98      | -4417.5 | 276.0 |
| 1116   | S97      | -4432.5 | 157.0 |
| 1117   | S96      | -4447.5 | 276.0 |
| 1118   | S95      | -4462.5 | 157.0 |
| 1119   | S94      | -4477.5 | 276.0 |
| 1120   | S93      | -4492.5 | 157.0 |
| 1121   | S92      | -4507.5 | 276.0 |
| 1122   | S91      | -4522.5 | 157.0 |
| 1123   | S90      | -4537.5 | 276.0 |
| 1124   | S89      | -4552.5 | 157.0 |
| 1125   | S88      | -4567.5 | 276.0 |
| 1126   | S87      | -4582.5 | 157.0 |
| 1127   | S86      | -4597.5 | 276.0 |
| 1128   | S85      | -4612.5 | 157.0 |
| 1129   | S84      | -4627.5 | 276.0 |
| 1130   | S83      | -4642.5 | 157.0 |
| 1131   | S82      | -4657.5 | 276.0 |
| 1132   | S81      | -4672.5 | 157.0 |
| 1133   | S80      | -4687.5 | 276.0 |
| 1134   | S79      | -4702.5 | 157.0 |
| 1135   | S78      | -4717.5 | 276.0 |
| 1136   | S77      | -4732.5 | 157.0 |
| 1137   | S76      | -4747.5 | 276.0 |
| 1138   | S75      | -4762.5 | 157.0 |
| 1139   | S74      | -4777.5 | 276.0 |
| 1140   | S73      | -4792.5 | 157.0 |
| 1141   | S72      | -4807.5 | 276.0 |
| 1142   | S71      | -4822.5 | 157.0 |
| 1143   | S70      | -4837.5 | 276.0 |
| 1144   | S69      | -4852.5 | 157.0 |
| 1145   | S68      | -4867.5 | 276.0 |
| 1146   | S67      | -4882.5 | 157.0 |
| 1147   | S66      | -4897.5 | 276.0 |
| 1148   | S65      | -4912.5 | 157.0 |
| 1149   | S64      | -4927.5 | 276.0 |
| 1150   | S63      | -4942.5 | 157.0 |

| pad No | pad name | X       | Y     |
|--------|----------|---------|-------|
| 1151   | S62      | -4957.5 | 276.0 |
| 1152   | S61      | -4972.5 | 157.0 |
| 1153   | S60      | -4987.5 | 276.0 |
| 1154   | S59      | -5002.5 | 157.0 |
| 1155   | S58      | -5017.5 | 276.0 |
| 1156   | S57      | -5032.5 | 157.0 |
| 1157   | S56      | -5047.5 | 276.0 |
| 1158   | S55      | -5062.5 | 157.0 |
| 1159   | S54      | -5077.5 | 276.0 |
| 1160   | S53      | -5092.5 | 157.0 |
| 1161   | S52      | -5107.5 | 276.0 |
| 1162   | S51      | -5122.5 | 157.0 |
| 1163   | S50      | -5137.5 | 276.0 |
| 1164   | S49      | -5152.5 | 157.0 |
| 1165   | S48      | -5167.5 | 276.0 |
| 1166   | S47      | -5182.5 | 157.0 |
| 1167   | S46      | -5197.5 | 276.0 |
| 1168   | S45      | -5212.5 | 157.0 |
| 1169   | S44      | -5227.5 | 276.0 |
| 1170   | S43      | -5242.5 | 157.0 |
| 1171   | S42      | -5257.5 | 276.0 |
| 1172   | S41      | -5272.5 | 157.0 |
| 1173   | S40      | -5287.5 | 276.0 |
| 1174   | S39      | -5302.5 | 157.0 |
| 1175   | S38      | -5317.5 | 276.0 |
| 1176   | S37      | -5332.5 | 157.0 |
| 1177   | S36      | -5347.5 | 276.0 |
| 1178   | S35      | -5362.5 | 157.0 |
| 1179   | S34      | -5377.5 | 276.0 |
| 1180   | S33      | -5392.5 | 157.0 |
| 1181   | S32      | -5407.5 | 276.0 |
| 1182   | S31      | -5422.5 | 157.0 |
| 1183   | S30      | -5437.5 | 276.0 |
| 1184   | S29      | -5452.5 | 157.0 |
| 1185   | S28      | -5467.5 | 276.0 |
| 1186   | S27      | -5482.5 | 157.0 |
| 1187   | S26      | -5497.5 | 276.0 |
| 1188   | S25      | -5512.5 | 157.0 |
| 1189   | S24      | -5527.5 | 276.0 |
| 1190   | S23      | -5542.5 | 157.0 |
| 1191   | S22      | -5557.5 | 276.0 |
| 1192   | S21      | -5572.5 | 157.0 |
| 1193   | S20      | -5587.5 | 276.0 |
| 1194   | S19      | -5602.5 | 157.0 |
| 1195   | S18      | -5617.5 | 276.0 |
| 1196   | S17      | -5632.5 | 157.0 |
| 1197   | S16      | -5647.5 | 276.0 |
| 1198   | S15      | -5662.5 | 157.0 |
| 1199   | S14      | -5677.5 | 276.0 |
| 1200   | S13      | -5692.5 | 157.0 |

**R61509V Pad Coordinate (Unit: μm)**

2008.04.21 rev0.1

| pad No | pad name | X       | Y     |
|--------|----------|---------|-------|
| 1201   | S12      | -5707.5 | 276.0 |
| 1202   | S11      | -5722.5 | 157.0 |
| 1203   | S10      | -5737.5 | 276.0 |
| 1204   | S9       | -5752.5 | 157.0 |
| 1205   | S8       | -5767.5 | 276.0 |
| 1206   | S7       | -5782.5 | 157.0 |
| 1207   | S6       | -5797.5 | 276.0 |
| 1208   | S5       | -5812.5 | 157.0 |
| 1209   | S4       | -5827.5 | 276.0 |
| 1210   | S3       | -5842.5 | 157.0 |
| 1211   | S2       | -5857.5 | 276.0 |
| 1212   | S1       | -5872.5 | 157.0 |
| 1213   | TESTO14  | -5887.5 | 276.0 |
| 1214   | VGLDMY3  | -6097.5 | 276.0 |
| 1215   | G431     | -6112.5 | 157.0 |
| 1216   | G429     | -6127.5 | 276.0 |
| 1217   | G427     | -6142.5 | 157.0 |
| 1218   | G425     | -6157.5 | 276.0 |
| 1219   | G423     | -6172.5 | 157.0 |
| 1220   | G421     | -6187.5 | 276.0 |
| 1221   | G419     | -6202.5 | 157.0 |
| 1222   | G417     | -6217.5 | 276.0 |
| 1223   | G415     | -6232.5 | 157.0 |
| 1224   | G413     | -6247.5 | 276.0 |
| 1225   | G411     | -6262.5 | 157.0 |
| 1226   | G409     | -6277.5 | 276.0 |
| 1227   | G407     | -6292.5 | 157.0 |
| 1228   | G405     | -6307.5 | 276.0 |
| 1229   | G403     | -6322.5 | 157.0 |
| 1230   | G401     | -6337.5 | 276.0 |
| 1231   | G399     | -6352.5 | 157.0 |
| 1232   | G397     | -6367.5 | 276.0 |
| 1233   | G395     | -6382.5 | 157.0 |
| 1234   | G393     | -6397.5 | 276.0 |
| 1235   | G391     | -6412.5 | 157.0 |
| 1236   | G389     | -6427.5 | 276.0 |
| 1237   | G387     | -6442.5 | 157.0 |
| 1238   | G385     | -6457.5 | 276.0 |
| 1239   | G383     | -6472.5 | 157.0 |
| 1240   | G381     | -6487.5 | 276.0 |
| 1241   | G379     | -6502.5 | 157.0 |
| 1242   | G377     | -6517.5 | 276.0 |
| 1243   | G375     | -6532.5 | 157.0 |
| 1244   | G373     | -6547.5 | 276.0 |
| 1245   | G371     | -6562.5 | 157.0 |
| 1246   | G369     | -6577.5 | 276.0 |
| 1247   | G367     | -6592.5 | 157.0 |
| 1248   | G365     | -6607.5 | 276.0 |
| 1249   | G363     | -6622.5 | 157.0 |
| 1250   | G361     | -6637.5 | 276.0 |

| pad No | pad name | X       | Y     |
|--------|----------|---------|-------|
| 1251   | G359     | -6652.5 | 157.0 |
| 1252   | G357     | -6667.5 | 276.0 |
| 1253   | G355     | -6682.5 | 157.0 |
| 1254   | G353     | -6697.5 | 276.0 |
| 1255   | G351     | -6712.5 | 157.0 |
| 1256   | G349     | -6727.5 | 276.0 |
| 1257   | G347     | -6742.5 | 157.0 |
| 1258   | G345     | -6757.5 | 276.0 |
| 1259   | G343     | -6772.5 | 157.0 |
| 1260   | G341     | -6787.5 | 276.0 |
| 1261   | G339     | -6802.5 | 157.0 |
| 1262   | G337     | -6817.5 | 276.0 |
| 1263   | G335     | -6832.5 | 157.0 |
| 1264   | G333     | -6847.5 | 276.0 |
| 1265   | G331     | -6862.5 | 157.0 |
| 1266   | G329     | -6877.5 | 276.0 |
| 1267   | G327     | -6892.5 | 157.0 |
| 1268   | G325     | -6907.5 | 276.0 |
| 1269   | G323     | -6922.5 | 157.0 |
| 1270   | G321     | -6937.5 | 276.0 |
| 1271   | G319     | -6952.5 | 157.0 |
| 1272   | G317     | -6967.5 | 276.0 |
| 1273   | G315     | -6982.5 | 157.0 |
| 1274   | G313     | -6997.5 | 276.0 |
| 1275   | G311     | -7012.5 | 157.0 |
| 1276   | G309     | -7027.5 | 276.0 |
| 1277   | G307     | -7042.5 | 157.0 |
| 1278   | G305     | -7057.5 | 276.0 |
| 1279   | G303     | -7072.5 | 157.0 |
| 1280   | G301     | -7087.5 | 276.0 |
| 1281   | G299     | -7102.5 | 157.0 |
| 1282   | G297     | -7117.5 | 276.0 |
| 1283   | G295     | -7132.5 | 157.0 |
| 1284   | G293     | -7147.5 | 276.0 |
| 1285   | G291     | -7162.5 | 157.0 |
| 1286   | G289     | -7177.5 | 276.0 |
| 1287   | G287     | -7192.5 | 157.0 |
| 1288   | G285     | -7207.5 | 276.0 |
| 1289   | G283     | -7222.5 | 157.0 |
| 1290   | G281     | -7237.5 | 276.0 |
| 1291   | G279     | -7252.5 | 157.0 |
| 1292   | G277     | -7267.5 | 276.0 |
| 1293   | G275     | -7282.5 | 157.0 |
| 1294   | G273     | -7297.5 | 276.0 |
| 1295   | G271     | -7312.5 | 157.0 |
| 1296   | G269     | -7327.5 | 276.0 |
| 1297   | G267     | -7342.5 | 157.0 |
| 1298   | G265     | -7357.5 | 276.0 |
| 1299   | G263     | -7372.5 | 157.0 |
| 1300   | G261     | -7387.5 | 276.0 |

**R61509V Pad Coordinate (Unit:  $\mu\text{m}$ )**

2008.04.21 rev0.1

| pad No | pad name | X       | Y     |
|--------|----------|---------|-------|
| 1301   | G259     | -7402.5 | 157.0 |
| 1302   | G257     | -7417.5 | 276.0 |
| 1303   | G255     | -7432.5 | 157.0 |
| 1304   | G253     | -7447.5 | 276.0 |
| 1305   | G251     | -7462.5 | 157.0 |
| 1306   | G249     | -7477.5 | 276.0 |
| 1307   | G247     | -7492.5 | 157.0 |
| 1308   | G245     | -7507.5 | 276.0 |
| 1309   | G243     | -7522.5 | 157.0 |
| 1310   | G241     | -7537.5 | 276.0 |
| 1311   | G239     | -7552.5 | 157.0 |
| 1312   | G237     | -7567.5 | 276.0 |
| 1313   | G235     | -7582.5 | 157.0 |
| 1314   | G233     | -7597.5 | 276.0 |
| 1315   | G231     | -7612.5 | 157.0 |
| 1316   | G229     | -7627.5 | 276.0 |
| 1317   | G227     | -7642.5 | 157.0 |
| 1318   | G225     | -7657.5 | 276.0 |
| 1319   | G223     | -7672.5 | 157.0 |
| 1320   | G221     | -7687.5 | 276.0 |
| 1321   | G219     | -7702.5 | 157.0 |
| 1322   | G217     | -7717.5 | 276.0 |
| 1323   | G215     | -7732.5 | 157.0 |
| 1324   | G213     | -7747.5 | 276.0 |
| 1325   | G211     | -7762.5 | 157.0 |
| 1326   | G209     | -7777.5 | 276.0 |
| 1327   | G207     | -7792.5 | 157.0 |
| 1328   | G205     | -7807.5 | 276.0 |
| 1329   | G203     | -7822.5 | 157.0 |
| 1330   | G201     | -7837.5 | 276.0 |
| 1331   | G199     | -7852.5 | 157.0 |
| 1332   | G197     | -7867.5 | 276.0 |
| 1333   | G195     | -7882.5 | 157.0 |
| 1334   | G193     | -7897.5 | 276.0 |
| 1335   | G191     | -7912.5 | 157.0 |
| 1336   | G189     | -7927.5 | 276.0 |
| 1337   | G187     | -7942.5 | 157.0 |
| 1338   | G185     | -7957.5 | 276.0 |
| 1339   | G183     | -7972.5 | 157.0 |
| 1340   | G181     | -7987.5 | 276.0 |
| 1341   | G179     | -8002.5 | 157.0 |
| 1342   | G177     | -8017.5 | 276.0 |
| 1343   | G175     | -8032.5 | 157.0 |
| 1344   | G173     | -8047.5 | 276.0 |
| 1345   | G171     | -8062.5 | 157.0 |
| 1346   | G169     | -8077.5 | 276.0 |
| 1347   | G167     | -8092.5 | 157.0 |
| 1348   | G165     | -8107.5 | 276.0 |
| 1349   | G163     | -8122.5 | 157.0 |
| 1350   | G161     | -8137.5 | 276.0 |

| pad No | pad name | X       | Y     |
|--------|----------|---------|-------|
| 1351   | G159     | -8152.5 | 157.0 |
| 1352   | G157     | -8167.5 | 276.0 |
| 1353   | G155     | -8182.5 | 157.0 |
| 1354   | G153     | -8197.5 | 276.0 |
| 1355   | G151     | -8212.5 | 157.0 |
| 1356   | G149     | -8227.5 | 276.0 |
| 1357   | G147     | -8242.5 | 157.0 |
| 1358   | G145     | -8257.5 | 276.0 |
| 1359   | G143     | -8272.5 | 157.0 |
| 1360   | G141     | -8287.5 | 276.0 |
| 1361   | G139     | -8302.5 | 157.0 |
| 1362   | G137     | -8317.5 | 276.0 |
| 1363   | G135     | -8332.5 | 157.0 |
| 1364   | G133     | -8347.5 | 276.0 |
| 1365   | G131     | -8362.5 | 157.0 |
| 1366   | G129     | -8377.5 | 276.0 |
| 1367   | G127     | -8392.5 | 157.0 |
| 1368   | G125     | -8407.5 | 276.0 |
| 1369   | G123     | -8422.5 | 157.0 |
| 1370   | G121     | -8437.5 | 276.0 |
| 1371   | G119     | -8452.5 | 157.0 |
| 1372   | G117     | -8467.5 | 276.0 |
| 1373   | G115     | -8482.5 | 157.0 |
| 1374   | G113     | -8497.5 | 276.0 |
| 1375   | G111     | -8512.5 | 157.0 |
| 1376   | G109     | -8527.5 | 276.0 |
| 1377   | G107     | -8542.5 | 157.0 |
| 1378   | G105     | -8557.5 | 276.0 |
| 1379   | G103     | -8572.5 | 157.0 |
| 1380   | G101     | -8587.5 | 276.0 |
| 1381   | G99      | -8602.5 | 157.0 |
| 1382   | G97      | -8617.5 | 276.0 |
| 1383   | G95      | -8632.5 | 157.0 |
| 1384   | G93      | -8647.5 | 276.0 |
| 1385   | G91      | -8662.5 | 157.0 |
| 1386   | G89      | -8677.5 | 276.0 |
| 1387   | G87      | -8692.5 | 157.0 |
| 1388   | G85      | -8707.5 | 276.0 |
| 1389   | G83      | -8722.5 | 157.0 |
| 1390   | G81      | -8737.5 | 276.0 |
| 1391   | G79      | -8752.5 | 157.0 |
| 1392   | G77      | -8767.5 | 276.0 |
| 1393   | G75      | -8782.5 | 157.0 |
| 1394   | G73      | -8797.5 | 276.0 |
| 1395   | G71      | -8812.5 | 157.0 |
| 1396   | G69      | -8827.5 | 276.0 |
| 1397   | G67      | -8842.5 | 157.0 |
| 1398   | G65      | -8857.5 | 276.0 |
| 1399   | G63      | -8872.5 | 157.0 |
| 1400   | G61      | -8887.5 | 276.0 |

**R61509V Pad Coordinate (Unit: μm)**

2008.04.21 rev0.1

| pad No | pad name | X       | Y     |
|--------|----------|---------|-------|
| 1401   | G59      | -8902.5 | 157.0 |
| 1402   | G57      | -8917.5 | 276.0 |
| 1403   | G55      | -8932.5 | 157.0 |
| 1404   | G53      | -8947.5 | 276.0 |
| 1405   | G51      | -8962.5 | 157.0 |
| 1406   | G49      | -8977.5 | 276.0 |
| 1407   | G47      | -8992.5 | 157.0 |
| 1408   | G45      | -9007.5 | 276.0 |
| 1409   | G43      | -9022.5 | 157.0 |
| 1410   | G41      | -9037.5 | 276.0 |
| 1411   | G39      | -9052.5 | 157.0 |
| 1412   | G37      | -9067.5 | 276.0 |
| 1413   | G35      | -9082.5 | 157.0 |
| 1414   | G33      | -9097.5 | 276.0 |
| 1415   | G31      | -9112.5 | 157.0 |
| 1416   | G29      | -9127.5 | 276.0 |
| 1417   | G27      | -9142.5 | 157.0 |
| 1418   | G25      | -9157.5 | 276.0 |
| 1419   | G23      | -9172.5 | 157.0 |
| 1420   | G21      | -9187.5 | 276.0 |
| 1421   | G19      | -9202.5 | 157.0 |
| 1422   | G17      | -9217.5 | 276.0 |
| 1423   | G15      | -9232.5 | 157.0 |
| 1424   | G13      | -9247.5 | 276.0 |
| 1425   | G11      | -9262.5 | 157.0 |
| 1426   | G9       | -9277.5 | 276.0 |
| 1427   | G7       | -9292.5 | 157.0 |
| 1428   | G5       | -9307.5 | 276.0 |
| 1429   | G3       | -9322.5 | 157.0 |
| 1430   | G1       | -9337.5 | 276.0 |
| 1431   | VGLDMY4  | -9352.5 | 157.0 |
| 1432   | TESTO15  | -9367.5 | 276.0 |
| 1433   | DUMMYR3  | -9382.5 | 157.0 |
| 1434   | DUMMYR4  | -9397.5 | 276.0 |

| Alignment mark | X       | Y      |
|----------------|---------|--------|
| 1-a            | -9381.0 | -251.0 |
| 1-b            | 9381.0  | -251.0 |

Rev0.1 2008.04.21

Pad No66 IM0/ID→IM0\_ID (rename)

Pad No69 RESET→RESETX (rename)


Pad No73 VSYNC→VSYNCX (rename)

Pad No74 HSYNC→HSYNCX (rename)




Pad No107 CS→CSX (rename)

Pad No109 WR/SCL→WRX\_SCL (rename)

Pad No110 RD→RDX (rename)

**Bump Arrangement****Figure 3**

Rev0.1 2008.02.14 Made for PR  
Rev0.11 2008.02.19 VPP3C→VPP3B, VPP2→VPP1  
Rev0.2 2008.02.28 Pad names changed.  
Rev0.3 2008.03.14 Instruction changed.  
Rev0.4 2008.04.02 R61517's EEPROM I<sup>2</sup>C deleted.  
R61509V VPP2→VPP1  
Rev0.5 2008.04.21 Pad names changed:  
Pad No66 IM0/ID→IM0.ID  
Pad No69 RESET→RESETX  
Pad No73 VSYNC→VSYNCX  
Pad No74 HSYNC→HSYNCX  
Pad No107 CS→CSX  
Pad No109 WR/SCL→WRX\_SCL  
Pad No110 RD→RDX



## GRAM Address Map

Table 11 GRAM address and display position on the panel (SS = 0, BGR = 0)

| S/G pin |      | S1       | S2 | S3 | S4       | S5 | S6       | S7 | S8       | S9 | S10 | S11      | S12 | . . . . . | S709     | S710 | S711     | S712 | S713     | S714 | S715     | S716 | S717 | S718 | S719 | S720 |
|---------|------|----------|----|----|----------|----|----------|----|----------|----|-----|----------|-----|-----------|----------|------|----------|------|----------|------|----------|------|------|------|------|------|
| GS=0    | GS=1 | WD[17:0] |    |    | WD[17:0] |    | WD[17:0] |    | WD[17:0] |    |     | WD[17:0] |     | . . . . . | WD[17:0] |      | WD[17:0] |      | WD[17:0] |      | WD[17:0] |      |      |      |      |      |
| G1      | G432 | h00000   |    |    | h00001   |    | h00002   |    | h00003   |    |     | h00003   |     | . . . . . | h000EC   |      | h000ED   |      | h000EE   |      | h000EF   |      |      |      |      |      |
| G2      | G431 | h00100   |    |    | h00101   |    | h00102   |    | h00103   |    |     | h00103   |     | . . . . . | h001EC   |      | h001ED   |      | h001EE   |      | h001EF   |      |      |      |      |      |
| G3      | G430 | h00200   |    |    | h00201   |    | h00202   |    | h00203   |    |     | h00203   |     | . . . . . | h002EC   |      | h002ED   |      | h002EE   |      | h002EF   |      |      |      |      |      |
| G4      | G429 | h00300   |    |    | h00301   |    | h00302   |    | h00303   |    |     | h00303   |     | . . . . . | h003EC   |      | h003ED   |      | h003EE   |      | h003EF   |      |      |      |      |      |
| G5      | G428 | h00400   |    |    | h00401   |    | h00402   |    | h00403   |    |     | h00403   |     | . . . . . | h004EC   |      | h004ED   |      | h004EE   |      | h004EF   |      |      |      |      |      |
| G6      | G427 | h00500   |    |    | h00501   |    | h00502   |    | h00503   |    |     | h00503   |     | . . . . . | h005EC   |      | h005ED   |      | h005EE   |      | h005EF   |      |      |      |      |      |
| G7      | G426 | h00600   |    |    | h00601   |    | h00602   |    | h00603   |    |     | h00603   |     | . . . . . | h006EC   |      | h006ED   |      | h006EE   |      | h006EF   |      |      |      |      |      |
| G8      | G425 | h00700   |    |    | h00701   |    | h00702   |    | h00703   |    |     | h00703   |     | . . . . . | h007EC   |      | h007ED   |      | h007EE   |      | h007EF   |      |      |      |      |      |
| G9      | G424 | h00800   |    |    | h00801   |    | h00802   |    | h00803   |    |     | h00803   |     | . . . . . | h008EC   |      | h008ED   |      | h008EE   |      | h008EF   |      |      |      |      |      |
| G10     | G423 | h00900   |    |    | h00901   |    | h00902   |    | h00903   |    |     | h00903   |     | . . . . . | h009EC   |      | h009ED   |      | h009EE   |      | h009EF   |      |      |      |      |      |
| G11     | G422 | h00A00   |    |    | h00A01   |    | h00A02   |    | h00A03   |    |     | h00A03   |     | . . . . . | h00AEC   |      | h00AED   |      | h00AEE   |      | h00AEF   |      |      |      |      |      |
| G12     | G421 | h00B00   |    |    | h00B01   |    | h00B02   |    | h00B03   |    |     | h00B03   |     | . . . . . | h00BEC   |      | h00BED   |      | h00BEE   |      | h00BEF   |      |      |      |      |      |
| G13     | G420 | h00C00   |    |    | h00C01   |    | h00C02   |    | h00C03   |    |     | h00C03   |     | . . . . . | h00CEC   |      | h00CED   |      | h00CEE   |      | h00CEF   |      |      |      |      |      |
| G14     | G419 | h00D00   |    |    | h00D01   |    | h00D02   |    | h00D03   |    |     | h00D03   |     | . . . . . | h00DEC   |      | h00DED   |      | h00DEE   |      | h00DEF   |      |      |      |      |      |
| G15     | G418 | h00E00   |    |    | h00E01   |    | h00E02   |    | h00E03   |    |     | h00E03   |     | . . . . . | h00EEC   |      | h00EED   |      | h00EEE   |      | h00EEF   |      |      |      |      |      |
| G16     | G417 | h00F00   |    |    | h00F01   |    | h00F02   |    | h00F03   |    |     | h00F03   |     | . . . . . | h00FEC   |      | h00FED   |      | h00FEE   |      | h00FEF   |      |      |      |      |      |
| G17     | G416 | h01000   |    |    | h01001   |    | h01002   |    | h01003   |    |     | h01003   |     | . . . . . | h010EC   |      | h010ED   |      | h010EE   |      | h010EF   |      |      |      |      |      |
| G18     | G415 | h01100   |    |    | h01101   |    | h01102   |    | h01103   |    |     | h01103   |     | . . . . . | h011EC   |      | h011ED   |      | h011EE   |      | h011EF   |      |      |      |      |      |
| G19     | G414 | h01200   |    |    | h01201   |    | h01202   |    | h01203   |    |     | h01203   |     | . . . . . | h012EC   |      | h012ED   |      | h012EE   |      | h012EF   |      |      |      |      |      |
| G20     | G413 | h01300   |    |    | h01301   |    | h01302   |    | h01303   |    |     | h01303   |     | . . . . . | h013EC   |      | h013ED   |      | h013EE   |      | h013EF   |      |      |      |      |      |
| :       | :    | :        |    |    | :        |    | :        |    | :        |    |     | :        |     |           | :        |      | :        |      | :        |      | :        |      |      |      |      |      |
| :       | :    | :        |    |    | :        |    | :        |    | :        |    |     | :        |     |           | :        |      | :        |      | :        |      | :        |      |      |      |      |      |
| G417    | G16  | h1A000   |    |    | h1A001   |    | h1A002   |    | h1A003   |    |     | h1A003   |     | . . . . . | h1A0EC   |      | h1A0ED   |      | h1A0EE   |      | h1A0EF   |      |      |      |      |      |
| G418    | G15  | h1A100   |    |    | h1A101   |    | h1A102   |    | h1A103   |    |     | h1A103   |     | . . . . . | h1A1EC   |      | h1A1ED   |      | h1A1EE   |      | h1A1EF   |      |      |      |      |      |
| G419    | G14  | h1A200   |    |    | h1A201   |    | h1A202   |    | h1A203   |    |     | h1A203   |     | . . . . . | h1A2EC   |      | h1A2ED   |      | h1A2EE   |      | h1A2EF   |      |      |      |      |      |
| G420    | G13  | h1A300   |    |    | h1A301   |    | h1A302   |    | h1A303   |    |     | h1A303   |     | . . . . . | h1A3EC   |      | h1A3ED   |      | h1A3EE   |      | h1A3EF   |      |      |      |      |      |
| G421    | G12  | h1A400   |    |    | h1A401   |    | h1A402   |    | h1A403   |    |     | h1A403   |     | . . . . . | h1A4EC   |      | h1A4ED   |      | h1A4EE   |      | h1A4EF   |      |      |      |      |      |
| G422    | G11  | h1A500   |    |    | h1A501   |    | h1A502   |    | h1A503   |    |     | h1A503   |     | . . . . . | h1A5EC   |      | h1A5ED   |      | h1A5EE   |      | h1A5EF   |      |      |      |      |      |
| G423    | G10  | h1A600   |    |    | h1A601   |    | h1A602   |    | h1A603   |    |     | h1A603   |     | . . . . . | h1A6EC   |      | h1A6ED   |      | h1A6EE   |      | h1A6EF   |      |      |      |      |      |
| G424    | G9   | h1A700   |    |    | h1A701   |    | h1A702   |    | h1A703   |    |     | h1A703   |     | . . . . . | h1A7EC   |      | h1A7ED   |      | h1A7EE   |      | h1A7EF   |      |      |      |      |      |
| G425    | G8   | h1A800   |    |    | h1A801   |    | h1A802   |    | h1A803   |    |     | h1A803   |     | . . . . . | h1A8EC   |      | h1A8ED   |      | h1A8EE   |      | h1A8EF   |      |      |      |      |      |
| G426    | G7   | h1A900   |    |    | h1A901   |    | h1A902   |    | h1A903   |    |     | h1A903   |     | . . . . . | h1A9EC   |      | h1A9ED   |      | h1A9EE   |      | h1A9EF   |      |      |      |      |      |
| G427    | G6   | h1AA00   |    |    | h1AA01   |    | h1AA02   |    | h1AA03   |    |     | h1AA03   |     | . . . . . | h1AAEC   |      | h1AAED   |      | h1AAEE   |      | h1AAEF   |      |      |      |      |      |
| G428    | G5   | h1AB00   |    |    | h1AB01   |    | h1AB02   |    | h1AB03   |    |     | h1AB03   |     | . . . . . | h1ABEC   |      | h1ABED   |      | h1ABEE   |      | h1ABEF   |      |      |      |      |      |
| G429    | G4   | h1AC00   |    |    | h1AC01   |    | h1AC02   |    | h1AC03   |    |     | h1AC03   |     | . . . . . | h1ACEC   |      | h1ACED   |      | h1ACEE   |      | h1ACEF   |      |      |      |      |      |
| G430    | G3   | h1AD00   |    |    | h1AD01   |    | h1AD02   |    | h1AD03   |    |     | h1AD03   |     | . . . . . | h1ADEC   |      | h1ADED   |      | h1ADEE   |      | h1ADEF   |      |      |      |      |      |
| G431    | G2   | h1AE00   |    |    | h1AE01   |    | h1AE02   |    | h1AE03   |    |     | h1AE03   |     | . . . . . | h1AEEC   |      | h1AEED   |      | h1AEEE   |      | h1AEEF   |      |      |      |      |      |
| G432    | G1   | h1AF00   |    |    | h1AF01   |    | h1AF02   |    | h1AF03   |    |     | h1AF03   |     | . . . . . | h1AFEC   |      | h1AFED   |      | h1AFEE   |      | h1AFEF   |      |      |      |      |      |

Table 12 GRAM address and display position on the panel (SS = 1, BGR = 1)

| S/G pin |      | S720     | S719 | S718 | S717     | S716 | S715 | S714     | S713 | S712 | S711     | S710 | S709 | . . . . . | S12      | S11 | S10 | S9       | S8 | S7 | S6       | S5 | S4 | S3       | S2 | S1 |
|---------|------|----------|------|------|----------|------|------|----------|------|------|----------|------|------|-----------|----------|-----|-----|----------|----|----|----------|----|----|----------|----|----|
| GS=0    | GS=1 | WD[17:0] |      |      | WD[17:0] |      |      | WD[17:0] |      |      | WD[17:0] |      |      | . . . . . | WD[17:0] |     |     | WD[17:0] |    |    | WD[17:0] |    |    | WD[17:0] |    |    |
| G1      | G432 | h00000   |      |      | h00001   |      |      | h00002   |      |      | h00003   |      |      | . . . . . | h000EC   |     |     | h000ED   |    |    | h000EE   |    |    | h000EF   |    |    |
| G2      | G431 | h00100   |      |      | h00101   |      |      | h00102   |      |      | h00103   |      |      | . . . . . | h001EC   |     |     | h001ED   |    |    | h001EE   |    |    | h001EF   |    |    |
| G3      | G430 | h00200   |      |      | h00201   |      |      | h00202   |      |      | h00203   |      |      | . . . . . | h002EC   |     |     | h002ED   |    |    | h002EE   |    |    | h002EF   |    |    |
| G4      | G429 | h00300   |      |      | h00301   |      |      | h00302   |      |      | h00303   |      |      | . . . . . | h003EC   |     |     | h003ED   |    |    | h003EE   |    |    | h003EF   |    |    |
| G5      | G428 | h00400   |      |      | h00401   |      |      | h00402   |      |      | h00403   |      |      | . . . . . | h004EC   |     |     | h004ED   |    |    | h004EE   |    |    | h004EF   |    |    |
| G6      | G427 | h00500   |      |      | h00501   |      |      | h00502   |      |      | h00503   |      |      | . . . . . | h005EC   |     |     | h005ED   |    |    | h005EE   |    |    | h005EF   |    |    |
| G7      | G426 | h00600   |      |      | h00601   |      |      | h00602   |      |      | h00603   |      |      | . . . . . | h006EC   |     |     | h006ED   |    |    | h006EE   |    |    | h006EF   |    |    |
| G8      | G425 | h00700   |      |      | h00701   |      |      | h00702   |      |      | h00703   |      |      | . . . . . | h007EC   |     |     | h007ED   |    |    | h007EE   |    |    | h007EF   |    |    |
| G9      | G424 | h00800   |      |      | h00801   |      |      | h00802   |      |      | h00803   |      |      | . . . . . | h008EC   |     |     | h008ED   |    |    | h008EE   |    |    | h008EF   |    |    |
| G10     | G423 | h00900   |      |      | h00901   |      |      | h00902   |      |      | h00903   |      |      | . . . . . | h009EC   |     |     | h009ED   |    |    | h009EE   |    |    | h009EF   |    |    |
| G11     | G422 | h00A00   |      |      | h00A01   |      |      | h00A02   |      |      | h00A03   |      |      | . . . . . | h00AEC   |     |     | h00AED   |    |    | h00AEE   |    |    | h00AEF   |    |    |
| G12     | G421 | h00B00   |      |      | h00B01   |      |      | h00B02   |      |      | h00B03   |      |      | . . . . . | h00BEC   |     |     | h00BED   |    |    | h00BEE   |    |    | h00BEF   |    |    |
| G13     | G420 | h00C00   |      |      | h00C01   |      |      | h00C02   |      |      | h00C03   |      |      | . . . . . | h00CEC   |     |     | h00CED   |    |    | h00CEE   |    |    | h00CEF   |    |    |
| G14     | G419 | h00D00   |      |      | h00D01   |      |      | h00D02   |      |      | h00D03   |      |      | . . . . . | h00DEC   |     |     | h00DED   |    |    | h00DEE   |    |    | h00DEF   |    |    |
| G15     | G418 | h00E00   |      |      | h00E01   |      |      | h00E02   |      |      | h00E03   |      |      | . . . . . | h00EEC   |     |     | h00EED   |    |    | h00EEE   |    |    | h00EEF   |    |    |
| G16     | G417 | h00F00   |      |      | h00F01   |      |      | h00F02   |      |      | h00F03   |      |      | . . . . . | h00FEC   |     |     | h00FED   |    |    | h00FEE   |    |    | h00FEF   |    |    |
| G17     | G416 | h01000   |      |      | h01001   |      |      | h01002   |      |      | h01003   |      |      | . . . . . | h010EC   |     |     | h010ED   |    |    | h010EE   |    |    | h010EF   |    |    |
| G18     | G415 | h01100   |      |      | h01101   |      |      | h01102   |      |      | h01103   |      |      | . . . . . | h011EC   |     |     | h011ED   |    |    | h011EE   |    |    | h011EF   |    |    |
| G19     | G414 | h01200   |      |      | h01201   |      |      | h01202   |      |      | h01203   |      |      | . . . . . | h012EC   |     |     | h012ED   |    |    | h012EE   |    |    | h012EF   |    |    |
| G20     | G413 | h01300   |      |      | h01301   |      |      | h01302   |      |      | h01303   |      |      | . . . . . | h013EC   |     |     | h013ED   |    |    | h013EE   |    |    | h013EF   |    |    |
| :       | :    | :        |      |      | :        |      |      | :        |      |      | :        |      |      |           | :        |     |     | :        |    |    | :        |    |    | :        |    |    |
| :       | :    | :        |      |      | :        |      |      | :        |      |      | :        |      |      |           | :        |     |     | :        |    |    | :        |    |    | :        |    |    |
| G417    | G16  | h1A000   |      |      | h1A001   |      |      | h1A002   |      |      | h1A003   |      |      | . . . . . | h1A0EC   |     |     | h1A0ED   |    |    | h1A0EE   |    |    | h1A0EF   |    |    |
| G418    | G15  | h1A100   |      |      | h1A101   |      |      | h1A102   |      |      | h1A103   |      |      | . . . . . | h1A1EC   |     |     | h1A1ED   |    |    | h1A1EE   |    |    | h1A1EF   |    |    |
| G419    | G14  | h1A200   |      |      | h1A201   |      |      | h1A202   |      |      | h1A203   |      |      | . . . . . | h1A2EC   |     |     | h1A2ED   |    |    | h1A2EE   |    |    | h1A2EF   |    |    |
| G420    | G13  | h1A300   |      |      | h1A301   |      |      | h1A302   |      |      | h1A303   |      |      | . . . . . | h1A3EC   |     |     | h1A3ED   |    |    | h1A3EE   |    |    | h1A3EF   |    |    |
| G421    | G12  | h1A400   |      |      | h1A401   |      |      | h1A402   |      |      | h1A403   |      |      | . . . . . | h1A4EC   |     |     | h1A4ED   |    |    | h1A4EE   |    |    | h1A4EF   |    |    |
| G422    | G11  | h1A500   |      |      | h1A501   |      |      | h1A502   |      |      | h1A503   |      |      | . . . . . | h1A5EC   |     |     | h1A5ED   |    |    | h1A5EE   |    |    | h1A5EF   |    |    |
| G423    | G10  | h1A600   |      |      | h1A601   |      |      | h1A602   |      |      | h1A603   |      |      | . . . . . | h1A6EC   |     |     | h1A6ED   |    |    | h1A6EE   |    |    | h1A6EF   |    |    |
| G424    | G9   | h1A700   |      |      | h1A701   |      |      | h1A702   |      |      | h1A703   |      |      | . . . . . | h1A7EC   |     |     | h1A7ED   |    |    | h1A7EE   |    |    | h1A7EF   |    |    |
| G425    | G8   | h1A800   |      |      | h1A801   |      |      | h1A802   |      |      | h1A803   |      |      | . . . . . | h1A8EC   |     |     | h1A8ED   |    |    | h1A8EE   |    |    | h1A8EF   |    |    |
| G426    | G7   | h1A900   |      |      | h1A901   |      |      | h1A902   |      |      | h1A903   |      |      | . . . . . | h1A9EC   |     |     | h1A9ED   |    |    | h1A9EE   |    |    | h1A9EF   |    |    |
| G427    | G6   | h1AA00   |      |      | h1AA01   |      |      | h1AA02   |      |      | h1AA03   |      |      | . . . . . | h1AAEC   |     |     | h1AAED   |    |    | h1AAEE   |    |    | h1AAEF   |    |    |
| G428    | G5   | h1AB00   |      |      | h1AB01   |      |      | h1AB02   |      |      | h1AB03   |      |      | . . . . . | h1ABEC   |     |     | h1ABED   |    |    | h1ABEE   |    |    | h1ABEF   |    |    |
| G429    | G4   | h1AC00   |      |      | h1AC01   |      |      | h1AC02   |      |      | h1AC03   |      |      | . . . . . | h1ACEC   |     |     | h1ACED   |    |    | h1ACEE   |    |    | h1ACEF   |    |    |
| G430    | G3   | h1AD00   |      |      | h1AD01   |      |      | h1AD02   |      |      | h1AD03   |      |      | . . . . . | h1ADEC   |     |     | h1ADED   |    |    | h1ADEE   |    |    | h1ADEF   |    |    |
| G431    | G2   | h1AE00   |      |      | h1AE01   |      |      | h1AE02   |      |      | h1AE03   |      |      | . . . . . | h1AEEC   |     |     | h1AEED   |    |    | h1AEEE   |    |    | h1AEEF   |    |    |
| G432    | G1   | h1AF00   |      |      | h1AF01   |      |      | h1AF02   |      |      | h1AF03   |      |      | . . . . . | h1AFEC   |     |     | h1AFED   |    |    | h1AFEE   |    |    | h1AFEF   |    |    |

## Instruction

### Outline

The R61509V adopts 18-bit bus architecture in order to interface to high-performance microcomputer in high speed. The R61509V starts internal processing after storing control information (18, 16, 9, 8, 1 bit(s)), sent from the microcomputer, in the instruction register (IR) and the data register (DR). Since the internal operation of the R61509V is controlled by the signals sent from the microcomputer, the register selection signal (RS), the read/write signal (R/W), and the internal 16-bit data bus signals (IB15 ~ IB0) are called instructions. The following are the kinds of instruction of the R61509V.

1. Specify index
2. Display control
3. Power management control
4. Set internal GRAM addresssss
5. Transfer data to and from the internal GRAM
6. Window address control
7.  $\gamma$ -correction
8. Panel Display Control

Normally, the data write instructions (5) are used the most frequently. The internal GRAM address is updated automatically as data is written to the internal GRAM, which, in combination with the window address function, contributes to minimizing data transfer and thereby lessens the load on the microcomputer. The R61509V writes instructions consecutively by executing the instruction within the cycle when it is written (instruction execution time: 0 cycle).

### Instruction Data Format

As the following figure shows, the data bus used to transfer 16 instruction bits (IB[15:0]) is different according to the data format of a selected interface. Make sure to transfer the instruction bits according to the format of the selected interface.

The bits to which no instruction is assigned must be set to either "0" or "1" according to the following register tables. When changing only one instruction bit setting, the setting values in other bits in the register must be written.

**Index (IR)**

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10       | IB9       | IB8       | IB7       | IB6       | IB5       | IB4       | IB3       | IB2       | IB1       | IB0       |
|-----|----|------|------|------|------|------|------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| W   | 0  | 0    | 0    | 0    | 0    | 0    | ID<br>[10] | ID<br>[9] | ID<br>[8] | ID<br>[7] | ID<br>[6] | ID<br>[5] | ID<br>[4] | ID<br>[3] | ID<br>[2] | ID<br>[1] | ID<br>[0] |

The index register specifies the indexes of control register or RAM control to be accessed. It is prohibited to access registers and instruction bits to which no index register is assigned.

**Display control****Device code read (R000h)**

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
|-----|----|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| R   | 1  | 1    | 0    | 1    | 1    | 0    | 1    | 0   | 1   | 0   | 0   | 0   | 0   | 1   | 0   | 0   | 1   |

The device code “B509”H is read out when this register is read forcibly.

**Driver Output Control (R001h)**

| R/W           | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
|---------------|----|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| R/W           | 1  | 0    | 0    | 0    | 0    | 0    | SM   | 0   | SS  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Default value |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

**SS:** Sets the shift direction of output from the source driver.

When SS = “0”, the source driver output shift from S1 to S720.

When SS = “1”, the source driver output shift from S720 to S1.

The combination of SS and BGR settings determines the RGB assignment to the source driver pins S1 ~ S720.

When SS = “0” and BGR = “0”, RGB dots are assigned one to one from S1 to S720.

When SS = “1” and BGR = “1”, RGB dots are assigned one to one from S720 to S1.

When changing the SS and BGR bits, RAM data must be rewritten.

**SM:** Controls the scan mode in combination with GS setting. See “Scan mode setting”.

**LCD Drive Wave Control (R002h)**

| R/W           | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
|---------------|----|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| R/W           | 1  | 0    | 0    | 0    | 0    | 0    | 0    | 0   | BC  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Default value |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

**BC:** Selects the liquid crystal drive waveform VCOM.

BC = 0: frame inversion waveform is selected.

BC = 1: line inversion waveform is selected.

**Entry Mode (R003h)**

| R/W           | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5   | IB4   | IB3 | IB2 | IB1 | IB0 |
|---------------|----|------|------|------|------|------|------|-----|-----|-----|-----|-------|-------|-----|-----|-----|-----|
| R/W           | 1  | TRI  | DFM  | 0    | BGR  | 0    | 0    | 0   | 0   | ORG | 0   | ID[1] | ID[0] | AM  | 0   | 0   | 0   |
| Default value |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 1     | 1     | 0   | 0   | 0   | 0   |

The entry mode registers include instruction bits for setting how to write data from the microcomputer to the internal GRAM of the R61509V.

**AM:** Sets either horizontal or vertical direction in updating the address counter automatically as the R61509V writes data to the internal GRAM.

AM = "0", sets the horizontal direction.

AM = "1", sets the vertical direction.

When specifying window address area, the data is written only within the area in the direction determined by ID and AM bits.

**ID[1:0]:** Either increments (+1) or decrements (-1) the address counter (AC) automatically as the data is written to the GRAM. The ID[0] bit sets either increment or decrement in horizontal direction (updates the address AD[7:0]). The ID[1] bit sets either increment or decrement in vertical direction (updates the address AD[8:16]). The AM bit sets either horizontal or vertical direction in updating RAM address counter automatically when writing data to the internal RAM.

**ORG:** Moves the origin address according to the ID setting when a window address area is described. This function is enabled when executing burst data transfer within the window address area.

ORG = 0: The origin address is not moved. In this case, specify the address to start write operation according to the GRAM address map within the window address area.

ORG = 1: The origin address "h00000" is moved according to the ID[1:0] setting.

Notes: 1. When ORG = 1, the origin address can be set only at "h00000".

2. In RAM read operation, make sure to set ORG = 0.

**BGR:** Reverses the order from RGB to BGR in writing 18-bit pixel data in the GRAM.

BGR = 0: Write data in the order of RGB to the GRAM.

BGR = 1: Reverse the order from RGB to BGR in writing data to the GRAM.

**DFM:** In combination with the TRI setting, DFM sets the format to develop 16-/8-bit data to 18-bit data when using either 16- or 8-bit bus interface. Make sure to set DFM = 0 when not transferring data via 16-bit or 8-bit interface. Set DFM in accordance with selected interface and image data format in RAM write operation.

DFM=0: 18bpp (R:G:B = 6:6:6), DFM=1: 16bpp (R:G:B = 5:6:5)

**TRI:** Selects the format to transfer data bits via 16-bit or 8-bit interface.

In 8-bit interface operation,

TRI = 0: 16-bit RAM data is transferred in two transfers.

TRI = 1: 18-bit RAM data is transferred in three transfers.

In 16-bit bus interface operation,

TRI = 0: 16-bit RAM data is transferred in one transfer.

TRI = 1: 18-bit RAM data is transferred in two transfers.

Make sure TRI = 0 when not transferring data via 16- or 8-bit interface. Also, set TRI = 0 during read operation.

## Automatic Address Update (ORG = 0, AM, ID)

| ORG = 0              | ID1-0 = 00<br>Horizontal: Decrement<br>Vertical: Decrement | ID1-0 = 01<br>Horizontal: Increment<br>Vertical: Decrement | ID1-0 = 10<br>Horizontal: Decrement<br>Vertical: Increment | ID1-0 = 11<br>Horizontal: Increment<br>Vertical: Increment |
|----------------------|------------------------------------------------------------|------------------------------------------------------------|------------------------------------------------------------|------------------------------------------------------------|
| AM = 0<br>Horizontal |                                                            |                                                            |                                                            |                                                            |
| AM = 1<br>Vertical   |                                                            |                                                            |                                                            |                                                            |

Note: When writing data within the window address area with ORG = 0, any address within the window address area can be set as the starting point of data write operation.

## Automatic Address Update (ORG = 1, AM, ID)

| ORG = 1              | ID1-0 = 00<br>Horizontal: Decrement<br>Vertical: Decrement | ID1-0 = 01<br>Horizontal: Increment<br>Vertical: Decrement | ID1-0 = 10<br>Horizontal: Decrement<br>Vertical: Increment | ID1-0 = 11<br>Horizontal: Increment<br>Vertical: Increment |
|----------------------|------------------------------------------------------------|------------------------------------------------------------|------------------------------------------------------------|------------------------------------------------------------|
| AM = 0<br>Horizontal |                                                            |                                                            |                                                            |                                                            |
| AM = 1<br>Vertical   |                                                            |                                                            |                                                            |                                                            |

Notes: 1. When ORG = 1, the address to start data write operation within the window address area is set at either corner of the window address area (the positions of the "S" in the circle in the above figure).  
2. When ORG = 1, make sure to set the address "h00000" in the RAM address set register. Setting other addresses is prohibited.

Figure 4 Automatic Address Update

**Display Control 1 (R007h)**

| R/W     | RS | IB15 | IB14 | IB13 | IB12     | IB11 | IB10 | IB9 | IB8       | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
|---------|----|------|------|------|----------|------|------|-----|-----------|-----|-----|-----|-----|-----|-----|-----|-----|
| R/W     | 1  | 0    | 0    | 0    | PTD<br>E | 0    | 0    | 0   | BAS<br>EE | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Default |    | 0    | 0    | 0    | 0        | 0    | 0    | 0   | 0         | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

**BASEE:** Base image display enable bit.

BASEE = 0: No base image is displayed. The R61509V drives the LCD at non-lit display level or displays partial images.

BASEE = 1: A base image is displayed.

**PTDE:** Partial display 1 enable bit.

PTDE=0: Partial display is turned off. Only a base image is displayed on the panel.

PTDE=1: Partial image is displayed. Set BASEE = 0 to turn off the base image.

**Display Control 2 (R008h)**

| R/W     | RS | IB15      | IB14      | IB13      | IB12      | IB11      | IB10      | IB9       | IB8       | IB7       | IB6       | IB5       | IB4       | IB3       | IB2       | IB1       | IB0       |
|---------|----|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| R/W     | 1  | FP<br>[7] | FP<br>[6] | FP<br>[5] | FP<br>[4] | FP<br>[3] | FP<br>[2] | FP<br>[1] | FP<br>[0] | BP<br>[7] | BP<br>[6] | BP<br>[5] | BP<br>[4] | BP<br>[3] | BP<br>[2] | BP<br>[1] | BP<br>[0] |
| Default |    | 0         | 0         | 0         | 0         | 1         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 1         | 0         | 0         | 0         |


**FP[7:0]:** Sets the number of lines for front porch period (a blank period made after the end of display).

**BP[7:0]:** Sets the number of lines for back porch period (a blank period made before the beginning of display).

In external display interface operation, a back porch (BP) period starts on the falling edge of the VSYNCX signal and the display operation starts after the back porch period. After the front porch period, a blank period continues until next VSYNCX input is detected.

**Table 13**

| FP [7:0]<br>BP [7:0] | Number of front porch line | Number of back porch line |
|----------------------|----------------------------|---------------------------|
| 8'h00                | Setting inhibited          | Setting inhibited         |
| 8'h01                | Setting inhibited          | Setting inhibited         |
| 8'h02                | Setting inhibited          | 2 lines                   |
| 8'h03                | 3 lines                    | 3 lines                   |
| 8'h04                | 4 lines                    | 4 lines                   |
| 8'h05                | 5 lines                    | 5 lines                   |
| 8'h06                | 6 lines                    | 6 lines                   |
| 8'h07                | 7 lines                    | 7 lines                   |
| 8'h08                | 8 lines                    | 8 lines                   |
| 8'h09                | 9 lines                    | 9 lines                   |
| 8'h0A                | 10 lines                   | 10 lines                  |
| 8'h0B                | 11 lines                   | 11 lines                  |
| 8'h0C                | 12 lines                   | 12 lines                  |
| 8'h0D                | 13 lines                   | 13 lines                  |
| 8'h0E                | 14 lines                   | 14 lines                  |
| 8'h0F                | 15 lines                   | 15 lines                  |
| :                    | :                          | :                         |
| 8'h7F                | 127 lines                  | 127 lines                 |
| 8'h80                | 128 lines                  | 128 lines                 |
| 8'h81                | Setting inhibited          | Setting inhibited         |
| :                    | :                          | :                         |
| 8'hFF                | Setting inhibited          | Setting inhibited         |



**Figure 5 Front and Back Porch Periods**

Note on Setting BP and FP:

Set the BP and FP bits as follows in the following operation modes, respectively.

**Table 14**

|                           |                           |                                  |
|---------------------------|---------------------------|----------------------------------|
| $BP \geq 2 \text{ lines}$ | $FP \geq 3 \text{ lines}$ | $FP + BP \leq 256 \text{ lines}$ |
|---------------------------|---------------------------|----------------------------------|

**Display Control 3 (R009h)**

| R/W     | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
|---------|----|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| R/W     | 1  | 0    | 0    | 0    | 0    | PTV  | PTS  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Default |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 1   |

**PTS:** Sets the source output level to drive non-display area. PTS also selects operation of grayscale amplifier and step-up clock frequency.

**Table 15**

| PTS | Source output in non-lit display area (Note) |                   | Grayscale amplifier<br>in operation | Non-lit display area<br>Step-up clock frequency |
|-----|----------------------------------------------|-------------------|-------------------------------------|-------------------------------------------------|
|     | Positive polarity                            | Negative polarity |                                     |                                                 |
| 0   | V63                                          | V0                | V0 to V63                           | Register setting (DC0, DC1)                     |
| 1   | V63                                          | V0                | V0, V63                             | Register setting (DC0) x 1/2                    |

Note: The power efficiency improved by halting grayscale amplifiers and slowing down the step-up clock frequency can be obtained in non-display drive period.

**PTV:** Sets the VCOM output in non-lit display area. When PTV=1, frame inversion in non-lit display area is selected.

**Table 16**

| PTV | VCOM operation in non-lit display drive period |
|-----|------------------------------------------------|
| 0   | BC setting                                     |
| 1   | Frame inversion                                |

**8 Color Control (R00Bh)**

| R/W           | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
|---------------|----|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| W/R           | 1  | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | COL |
| Default value |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

**COL:** When COL = 1, the R61509V enters the eight-color display mode. RAM data rewrite operation is not required when setting the eight-color display mode. Set the 8-color mode instruction according to the 8-color mode sequence.

The electrical potential of liquid crystal drive in 8-color display mode is V0/V63. Selecting frame inversion is recommended to reduce power consumption.

**Table 17**

| COL   | Display Color  |
|-------|----------------|
| 1'h0  | 262,144 colors |
| 1'h 1 | 8 colors       |

**External Display Interface Control 1 (R00Ch)**

| R/W     | RS | IB15 | IB14       | IB13       | IB12       | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5       | IB4       | IB3 | IB2 | IB1 | IB0 |
|---------|----|------|------------|------------|------------|------|------|-----|-----|-----|-----|-----------|-----------|-----|-----|-----|-----|
| R/W     | 1  | 0    | ENC<br>[2] | ENC<br>[1] | ENC<br>[0] | 0    | 0    | 0   | RM  | 0   | 0   | DM<br>[1] | DM<br>[0] | 0   | 0   | 0   | RIM |
| Default |    | 0    | 0          | 0          | 0          | 0    | 0    | 0   | 0   | 0   | 0   | 0         | 0         | 0   | 0   | 0   | 0   |

**RIM:** Sets the interface format when RGB interface is selected by RM and DM bits. Set RIM bit before starting display operation via the external display interface. Do not change the setting while the R61509V performs display operation.

**Table 18**

| RIM | RGB interface operation                   | Color               |
|-----|-------------------------------------------|---------------------|
| 0   | 18-bit RGB interface (1 transfer/pixel)   | DB17-0 262,144      |
| 1   | 16-bit RGB interface (1 transfer / pixel) | DB17-13, 11-1 65536 |

Notes: 1: Instruction bits are set via system interface.

2: Transfer the RGB dot data one by one in synchronization with DOTCLK.

**DM[1:0]:** The DM[1:0] setting allows switching between internal clock operation mode and external display interface operation mode. However, switching between the RGB interface operation and the VSYNCX interface operation is prohibited.

**Table 19 Display Interface**

| DM[1:0] | Display Interface         |
|---------|---------------------------|
| 2'h0    | Internal clock operations |
| 2'h1    | RGB interface             |
| 2'h2    | VSYNC interface           |
| 2'h3    | Setting inhibited         |

**RM:** Selects the interface for RAM access operation. RAM access is possible only via the interface selected by the RM bit. Set RM = 1 when writing display data via RGB interface. When RM = 0, it is possible to write data via system interface while performing display operation via RGB interface.

**Table 20 RAM Access Interface**

| RM | RAM Access Interface                                                                  |
|----|---------------------------------------------------------------------------------------|
| 0  | System interface/VSYNC interface                                                      |
| 1  | RGB interface * Transfer instruction commands via clock synchronous serial interface. |

**ENC[2:0]:** Sets the RAM write cycle via RGB interface.

**Table 21**

| ENC[2:0] | RAM Write Cycle (frame periods) |
|----------|---------------------------------|
| 3'h0     | 1 frame                         |
| 3'h1     | 2 frames                        |
| 3'h2     | 3 frames                        |
| 3'h3     | 4 frames                        |
| 3'h4     | 5 frames                        |
| 3'h5     | 6 frames                        |
| 3'h6     | 7 frames                        |
| 3'h7     | 8 frames                        |

**External Display Interface Control 2 (R00Fh)**

| R/W           | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4  | IB3  | IB2 | IB1 | IB0 |
|---------------|----|------|------|------|------|------|------|-----|-----|-----|-----|-----|------|------|-----|-----|-----|
| R/W           | 1  | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | VSPL | HSPL | 0   | EPL | DPL |
| Default value |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0    | 0    | 0   | 0   | 0   |

**DPL:** Sets the signal polarity of DOTCLK pin.

DPL = 0: input data on the rising edge of DOTCLK

DPL = 1: input data on the falling edge of DOTCLK

**EPL:** Sets the signal polarity of ENABLE pin.

EPL = 0: writes data DB17-0 when ENABLE = "0" and disables data write operation when ENABLE = "1".

EPL = 1: writes data DB17-0 when ENABLE = "1" and disables data write operation when ENABLE = "0".

**HSPL:** Sets the signal polarity of HSYNCX pin.

HSPL = 0: low active

HSPL = 1: high active

**VSPL:** Sets the signal polarity of VSYNCX pin.

VSPL = 0: low active

VSPL = 1: high active

## Panel Interface Control 1 (R010h)

| R/W     | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9             | IB8             | IB7 | IB6 | IB5 | IB4         | IB3         | IB2         | IB1         | IB0         |
|---------|----|------|------|------|------|------|------|-----------------|-----------------|-----|-----|-----|-------------|-------------|-------------|-------------|-------------|
| R/W     | 1  | 0    | 0    | 0    | 0    | 0    | 0    | DIV<br>I<br>[1] | DIV<br>I<br>[0] | 0   | 0   | 0   | RTNI<br>[4] | RTNI<br>[3] | RTNI<br>[2] | RTNI<br>[1] | RTNI<br>[0] |
| Default |    | 0    | 0    | 0    | 0    | 0    | 0    | 0               | 0               | 0   | 0   | 0   | 1           | 1           | 0           | 0           | 1           |

**RTNI[4:0]:** Sets 1H (line) period. This setting is valid when the R61509V's display operation is synchronized with internal clock signal.

Table 22 Clocks per Line (Internal Clock Operation)

| RTNI[4:0]   | Clocks per Line   | RTNI[4:0] | Clocks per Line |
|-------------|-------------------|-----------|-----------------|
| 5'h00-5'h0F | Setting inhibited | 5'h18     | 24 clocks       |
| 5'h10       | 16 clocks         | 5'h19     | 25 clocks       |
| 5'h11       | 17 clocks         | 5'h1A     | 26 clocks       |
| 5'h12       | 18 clocks         | 5'h1B     | 27 clocks       |
| 5'h13       | 19 clocks         | 5'h1C     | 28 clocks       |
| 5'h14       | 20 clocks         | 5'h1D     | 29 clocks       |
| 5'h15       | 21 clocks         | 5'h1E     | 30 clocks       |
| 5'h16       | 22 clocks         | 5'h1F     | 31 clocks       |
| 5'h17       | 23 clocks         |           |                 |

Note: In Power Supply Instruction Setting, Deep Standby Exit Sequence and Sleep Mode Exit Sequence, RTNI bit must be set at the "Initial instruction setting" state. See "Power Supply Setting Sequence" and "Instruction Setting Sequence and Refresh Sequence".

**DIVI[1:0]:** Sets the division ratio of the internal clock frequency. The R61509V's internal operation is synchronized with the frequency divided internal clock, which is set according to the division ratio determined by DIVI[1:0] setting. The frame frequency can be changed by setting RTNI and DIVI bits. When changing the number of lines to drive the LCD panel, adjust the frame frequency too. For details, see Frame-Frequency Adjustment Function.

In RGB interface operation, the DIVI[1:0] setting has no effect.

Table 23 Division Ratio (Internal Operation)

| DIVI[1:0] | Division Ratio | Internal Operation Clock Unit |
|-----------|----------------|-------------------------------|
| 2'h0      | 1/1            | 1 x OSC                       |
| 2'h1      | 1/2            | 2 x OSC                       |
| 2'h2      | 1/4            | 4 x OSC                       |
| 2'h3      | 1/8            | 8 x OSC                       |

Note: In Power Supply Instruction Setting, Deep Standby Exit Sequence and Sleep Mode Exit Sequence, RTNI bit must be set at the "Initial instruction setting" state. See "Power Supply Setting Sequence" and "Instruction Setting Sequence and Refresh Sequence".

**Frame Frequency Calculation**

$$\text{Frame frequency} = \frac{f_{osc}}{\text{Clocks per line} \times \text{division ratio} \times (\text{line} + \text{BP} + \text{FP})} \quad [Hz]$$

$f_{osc}$  : RC oscillation frequency

Line: Number of lines to drive the LCD (NL bits)

Division ratio: DIV1

Clocks per line: RTNI

## Panel Interface Control 2 (R011h)

| R/W     | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10        | IB9         | IB8         | IB7 | IB6 | IB5 | IB4 | IB3 | IB2         | IB1         | IB0         |
|---------|----|------|------|------|------|------|-------------|-------------|-------------|-----|-----|-----|-----|-----|-------------|-------------|-------------|
| R/W     | 1  | 0    | 0    | 0    | 0    | 0    | NOW<br>I[2] | NOW<br>I[1] | NOW<br>I[0] | 0   | 0   | 0   | 0   | 0   | SDTI<br>[2] | SDTI<br>[1] | SDTI<br>[0] |
| Default |    | 0    | 0    | 0    | 0    | 0    | 0           | 0           | 1           | 0   | 0   | 0   | 0   | 0   | 0           | 0           | 1           |

**NOWI[2:0]:** Sets the non-overlap period of adjacent gate outputs. The setting is enabled when the R61509V's display operation is synchronized with internal clock signals.

Table 24

| NOWI[2:0] | Non-overlap period                       | NOWI[2:0] | Non-overlap period                       |
|-----------|------------------------------------------|-----------|------------------------------------------|
| 3'h0      | 0 (internal clock <sup>*see note</sup> ) | 3'h4      | 4 (internal clock <sup>*see note</sup> ) |
| 3'h1      | 1                                        | 3'h5      | 5                                        |
| 3'h2      | 2                                        | 3'h6      | 6                                        |
| 3'h3      | 3                                        | 3'h7      | 7                                        |

Note: The internal clock is the frequency divided clock, which is set by DIVI[[1:0] bits.

**SDTI[2:0]:** Sets the source output delay period from the reference point. For the relationships between gate interface signals, see Liquid Crystal Panel Interface Timing.

Table 25

| SDTI[2:0] | Source output delay period |
|-----------|----------------------------|
| 3'h0      | 0 clocks                   |
| 3'h1      | 1 clock                    |
| 3'h2      | 2 clocks                   |
| 3'h3      | 3 clocks                   |
| 3'h4      | 4 clocks                   |
| 3'h5      | 5 clocks                   |
| 3'h6      | 6 clocks                   |
| 3'h7      | 7 clocks                   |

- Notes: 1. The number of clocks in the table setting is measured from the reference point.  
 2. 1 clock = (internal oscillation clock (OSC1) period) x (division ratio)  
 3. The reference point is the falling edge of gate output.

## Panel Interface Control 3 (R012h)

| R/W           | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10     | IB9      | IB8      | IB7 | IB6 | IB5 | IB4 | IB3 | IB2      | IB1      | IB0      |
|---------------|----|------|------|------|------|------|----------|----------|----------|-----|-----|-----|-----|-----|----------|----------|----------|
| R/W           | 1  | 0    | 0    | 0    | 0    | 0    | VEQWI[2] | VEQWI[1] | VEQWI[0] | 0   | 0   | 0   | 0   | 0   | SEQWI[2] | SEQWI[1] | SEQWI[0] |
| Default value |    | 0    | 0    | 0    | 0    | 0    | 0        | 0        | 0        | 0   | 0   | 0   | 0   | 0   | 0        | 0        | 0        |

**VEQWI[2:0]:** Sets VCOM equalize period. The VCOM equalize operation is executed from VCOM alternating point defined by MCPI [2:0] for the period defined by VEQWI [2:0]. This function is disabled when RGB interface is selected.

Table 26

| VEQWI [2:0] | VCOM Equalize period |
|-------------|----------------------|
| 3'h0        | 0 clocks             |
| 3'h1        | 1 clock              |
| 3'h2        | 2 clocks             |
| 3'h3        | 3 clocks             |
| 3'h4        | 4 clocks             |
| 3'h5        | 5 clocks             |
| 3'h6        | 6 clocks             |
| 3'h7        | 7 clocks             |

Note: The clock is the frequency divided clock, which is set by DIVI[[1:0] bits.




Figure 6

**SEQWI[2:0]:** Sets source equalize period. SEQWI setting is enabled only when the R61509V executes display operation in synchronization with internal clock.

**Table 27**

| SEQWI[2:0] | Source Equalize Period |
|------------|------------------------|
| 3'h0       | 0 clocks               |
| 3'h1       | 1 clock                |
| 3'h2       | 2 clocks               |
| 3'h3       | 3 clocks               |
| 3'h4       | 4 clocks               |
| 3'h5       | 5 clocks               |
| 3'h6       | 6 clocks               |
| 3'h7       | 7 clocks               |

Note: The clock is the frequency divided clock, which is set by DIVI[[1:0] bits.

**Panel Interface Control 4 (R013h)**

| R/W     | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2         | IB1             | IB0             |
|---------|----|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-------------|-----------------|-----------------|
| R/W     | 1  | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | MC<br>PI[2] | MC<br>PI<br>[1] | MC<br>PI<br>[0] |
| Default |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0           | 0               | 1               |

**MCPI:** Defines VCOM alternating timing. This bit is enabled when displaying in synchronization with internal clock. MCP cannot be used in RGB interface operation.

**Table 28**

| MCPI [2:0] | VCOM alternating timing |
|------------|-------------------------|
| 3'h0       | Setting inhibited       |
| 3'h1       | 1 clock                 |
| 3'h2       | 2 clocks                |
| 3'h3       | 3 clocks                |
| 3'h4       | 4 clocks                |
| 3'h5       | 5 clocks                |
| 3'h6       | 6 clocks                |
| 3'h7       | 7 clocks                |

Note: The clock is the frequency divided clock, which is set by DIV1 [1:0] bits.

**Panel Interface Control 5 (R014h)**

| R/W     | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6                   | IB5                   | IB4                   | IB3 | IB2                   | IB1                   | IB0                   |
|---------|----|------|------|------|------|------|------|-----|-----|-----|-----------------------|-----------------------|-----------------------|-----|-----------------------|-----------------------|-----------------------|
| R/W     | 1  | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | PC<br>DIV<br>H<br>[2] | PC<br>DIV<br>H<br>[1] | PC<br>DIV<br>H<br>[0] | 0   | PC<br>DIV<br>L<br>[2] | PC<br>DIV<br>L<br>[1] | PC<br>DIV<br>L<br>[0] |
| Default |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 1                     | 0                     | 1                     | 0   | 1                     | 0                     | 1                     |

**PCDIVH[2:0], PCDIVL[2:0]:** When DM=1 and RGB I/F is selected, display operation is executed using DOTCLKD. PCDIVH and PCDIVL define division ratio of DOTCLK to generate DOTCLKD.

**PCDIVH** is used to define number of DOTCLK in High period in units of one clock.

**PCDIVL** is used to define number of DOTCLK in Low period in units of one clock.

Make sure that PCDIVL=PCDIVH or PCDIVH-1.

Write PCDIVH and PCDIVL values so that DOTCLKD frequency is the closest to internal oscillation clock frequency 678KHz.

For details, see “Setting Example of Display Control Clock in RGB Interface Operation”.

**Table 29**

| PCDIVH[2:0] | Number of DOTCLK<br>in High period |
|-------------|------------------------------------|
| 3'h0        | Setting inhibited                  |
| 3'h1        | 1 clock                            |
| 3'h2        | 2 clocks                           |
| 3'h3        | 3 clocks                           |
| 3'h4        | 4 clocks                           |
| 3'h5        | 5 clocks                           |
| 3'h6        | 6 clocks                           |
| 3'h7        | 7 clocks                           |

**Table 30**

| PCDIVL[2:0] | Number of DOTCLK<br>in Low period |
|-------------|-----------------------------------|
| 3'h0        | Setting inhibited                 |
| 3'h1        | 1 clock                           |
| 3'h2        | 2 clocks                          |
| 3'h3        | 3 clocks                          |
| 3'h4        | 4 clocks                          |
| 3'h5        | 5 clocks                          |
| 3'h6        | 6 clocks                          |
| 3'h7        | 7 clocks                          |

**Panel Interface Control 6 (R020h)**

| R/W     | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9         | IB8         | IB7 | IB6 | IB5         | IB4         | IB3         | IB2         | IB1         | IB0         |
|---------|----|------|------|------|------|------|------|-------------|-------------|-----|-----|-------------|-------------|-------------|-------------|-------------|-------------|
| R/W     | 1  | 0    | 0    | 0    | 0    | 0    | 0    | DIV<br>E[1] | DIV<br>E[0] | 0   | 0]  | RTN<br>E[5] | RTN<br>E[4] | RTN<br>E[3] | RTN<br>E[2] | RTN<br>E[1] | RTN<br>E[0] |
| Default |    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0           | 0   | 0   | 0           | 1           | 1           | 0           | 0           | 1           |

**DIVE[1:0]:** Sets the division ratio of DOTCLK. The R61509V's internal operation is synchronized with the frequency-divided DOTCLK, the frequency of which is divided by the division ratio set by DIVE[1:0]. This setting is enabled while the R61509V's display operation is synchronized with RGB interface signals.

**Table 31 Division Ratio of DOTCLK (RGB interface operation)**

| DIVE[1:0] | Division ratio |
|-----------|----------------|
| 2'h0      | 1/1            |
| 2'h1      | 1/2            |
| 2'h2      | 1/4            |
| 2'h3      | 1/8            |

Note: Clock frequency for internal operation = DOTCLK / (( DIVE x (PCDIVL + PCDIVH) ). For details, see R014h.

**RTNE[5:0]:** Sets RTNE in combination with PCDIVH and PCDIVL to decide the number of DOTCLK in 1H (1 line) period according to the following formula. RTNE is enabled when RGB interface is selected.

$\text{DOTCLKD} \times \text{RTNE (Number of clock)} \leq \text{DOTCLK in 1H period.}$

**Table 32 DOTCLKD in 1H period (RGB interface operation)**

| RTNE[5:0] | Clocks per line period (1H) | RTNE[5:0] | Clocks per line period (1H) |
|-----------|-----------------------------|-----------|-----------------------------|
| 6'h00     | Setting inhibited           | 6'h20     | 32 clocks                   |
| 6'h01     | Setting inhibited           | 6'h21     | 33 clocks                   |
| 6'h02     | Setting inhibited           | 6'h22     | 34 clocks                   |
| 6'h03     | Setting inhibited           | 6'h23     | 35 clocks                   |
| 6'h04     | Setting inhibited           | 6'h24     | 36 clocks                   |
| 6'h05     | Setting inhibited           | 6'h25     | 37 clocks                   |
| 6'h06     | Setting inhibited           | 6'h26     | 38 clocks                   |
| 6'h07     | Setting inhibited           | 6'h27     | 39 clocks                   |
| 6'h08     | Setting inhibited           | 6'h28     | 40 clocks                   |
| 6'h09     | Setting inhibited           | 6'h29     | 41 clocks                   |
| 6'h0A     | Setting inhibited           | 6'h2A     | 42 clocks                   |
| 6'h0B     | Setting inhibited           | 6'h2B     | 43 clocks                   |
| 6'h0C     | Setting inhibited           | 6'h2C     | 44 clocks                   |
| 6'h0D     | Setting inhibited           | 6'h2D     | 45 clocks                   |
| 6'h0E     | Setting inhibited           | 6'h2E     | 46 clocks                   |
| 6'h0F     | Setting inhibited           | 6'h2F     | 47 clocks                   |
| 6'h10     | 16 clocks                   | 6'h30     | 48 clocks                   |
| 6'h11     | 17 clocks                   | 6'h31     | 49 clocks                   |
| 6'h12     | 18 clocks                   | 6'h32     | 50 clocks                   |
| 6'h13     | 19 clocks                   | 6'h33     | 51 clocks                   |
| 6'h14     | 20 clocks                   | 6'h34     | 52 clocks                   |
| 6'h15     | 21 clocks                   | 6'h35     | 53 clocks                   |
| 6'h16     | 22 clocks                   | 6'h36     | 54 clocks                   |
| 6'h17     | 23 clocks                   | 6'h37     | 55 clocks                   |
| 6'h18     | 24 clocks                   | 6'h38     | 56 clocks                   |
| 6'h19     | 25 clocks                   | 6'h39     | 57 clocks                   |
| 6'h1A     | 26 clocks                   | 6'h3A     | 58 clocks                   |
| 6'h1B     | 27 clocks                   | 6'h3B     | 59 clocks                   |
| 6'h1C     | 28 clocks                   | 6'h3C     | 60 clocks                   |
| 6'h1D     | 29 clocks                   | 6'h3D     | 61 clocks                   |
| 6'h1E     | 30 clocks                   | 6'h3E     | 62 clocks                   |
| 6'h1F     | 31 clocks                   | 6'h3F     | 63 clocks                   |

**Panel Interface Control 7 (R021h)**

| R/W     | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10        | IB9         | IB8         | IB7 | IB6 | IB5 | IB4 | IB3 | IB2         | IB1         | IB0         |
|---------|----|------|------|------|------|------|-------------|-------------|-------------|-----|-----|-----|-----|-----|-------------|-------------|-------------|
| R/W     | 1  | 0    | 0    | 0    | 0    | 0    | NOW<br>E[2] | NOW<br>E[1] | NOW<br>E[0] | 0   | 0   | 0   | 0   | 0   | SDTE<br>[2] | SDTE<br>[1] | SDTE<br>[0] |
| Default |    | 0    | 0    | 0    | 0    | 0    | 0           | 0           | 1           | 0   | 0   | 0   | 0   | 0   | 0           | 0           | 1           |

**NOWE[2:0]:** Sets the non-overlap period of adjacent gate outputs. NOWE is enabled when RGB interface is selected.

**Table 33****NOWE[2:0] Non-overlap period**

|      |          |
|------|----------|
| 3'h0 | 0 clocks |
| 3'h1 | 1 clock  |
| 3'h2 | 2 clocks |
| 3'h3 | 3 clocks |
| 3'h4 | 4 clocks |
| 3'h5 | 5 clocks |
| 3'h6 | 6 clocks |
| 3'h7 | 7 clocks |

Note: 1 clock = (number of data transfer/pixel) x DIVE (division ratio) x (PCDIVL + PCDIVH) [DOTCLK]

**SDTE[2:0]:** Sets the source output delay period from the reference point when the R61509V's display operation is synchronized with DOTCLK (DM = 2'h1). For the relationships between signals, see Liquid Crystal Panel Interface Timing.

**Table 34**

| SDTE[2:0] | Source output delay period |
|-----------|----------------------------|
| 3'h0      | 0 clocks                   |
| 3'h1      | 1 clock                    |
| 3'h2      | 2 clocks                   |
| 3'h3      | 3 clocks                   |
| 3'h4      | 4 clocks                   |
| 3'h5      | 5 clocks                   |
| 3'h6      | 6 clocks                   |
| 3'h7      | 7 clocks                   |

- Notes:
1. The number of clocks in the table setting is measured from the reference point.
  2. 1 clock = DOTCLKD (when pixel data is transferred in one- transfer)
  3. The reference point is falling edge of gate control signals.

## Panel Interface Control 8 (R022h)

| R/W     | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10     | IB9      | IB8      | IB7 | IB6 | IB5 | IB4 | IB3 | IB2      | IB1      | IB0      |
|---------|----|------|------|------|------|------|----------|----------|----------|-----|-----|-----|-----|-----|----------|----------|----------|
| R/W     | 1  | 0    | 0    | 0    | 0    | 0    | VEQWE[2] | VEQWE[1] | VEQWE[0] | 0   | 0   | 0   | 0   | 0   | SEQWE[2] | SEQWE[1] | SEQWE[0] |
| Default |    | 0    | 0    | 0    | 0    | 0    | 0        | 0        | 0        | 0   | 0   | 0   | 0   | 0   | 0        | 0        | 0        |

**VEQWE[2:0]:** Sets low power VCOM drive period. The setting is enabled when RGB interface is selected.

Table 35

| VEQWE[2:0] | Source output delay period | VEQWE[2:0] | Source output delay period |
|------------|----------------------------|------------|----------------------------|
| 3'h0       | 0 clocks (*see Notes)      | 3'h4       | 4 clocks                   |
| 3'h1       | 1 clock                    | 3'h5       | 5 clocks                   |
| 3'h2       | 2 clocks                   | 3'h6       | 6 clocks                   |
| 3'h3       | 3 clocks                   | 3'h7       | 7 clocks                   |

Notes: 1. 1 clock = (Number of data transfer/pixel) x DIVE (division ratio) x (PCDIVL + PCDIVH) [DOTCLK]  
 2. The number of clocks is measured from the reference point. The reference point is the alternating position of VCOM, which is set by SDTE bits.




Figure 7

**SEQWE[2:0]:** Sets source equalize period. SEQWE setting is enabled when the R61509V executes display operation via RGB interface.

**Table 36**

| SEQWE[2:0] | Source Equalize Period |
|------------|------------------------|
| 3'h0       | 0 clocks               |
| 3'h1       | 1 clock                |
| 3'h2       | 2 clocks               |
| 3'h3       | 3 clocks               |
| 3'h4       | 4 clocks               |
| 3'h5       | 5 clocks               |
| 3'h6       | 6 clocks               |
| 3'h7       | 7 clocks               |

Note: 1 clock = (number of data transfer/pixel) x DIVE(Division ratio) x (PCDIVL + PCDIVH) [DOTCLK]

**Panel Interface Control 9 (R023h)**

| R/W     | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2             | IB1             | IB0             |
|---------|----|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----------------|-----------------|-----------------|
| R/W     | 1  | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | MC<br>PE<br>[2] | MC<br>PE<br>[1] | MC<br>PE<br>[0] |
| Default |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0               | 0               | 1               |

**MCPE [2:0]**: Specifies VCOM alternating point. MCPE is enabled when RGB interface is selected.

**Table 37****MCPE [2:0] VCOM alternating point**

|      |                   |
|------|-------------------|
| 3'h0 | Setting inhibited |
| 3'h1 | 1 clock           |
| 3'h2 | 2 clocks          |
| 3'h3 | 3 clocks          |
| 3'h4 | 4 clocks          |
| 3'h5 | 5 clocks          |
| 3'h6 | 6 clocks          |
| 3'h7 | 7 clocks          |

Note: 1 clock = (number of data transfer/pixel) x DIVE(Division ratio) x (PCDIVL + PCDIVH)) [DOTCLK]

**Frame Marker Control (R090h)**

| R/W     | RS | IB15  | IB14    | IB13    | IB12    | IB11 | IB10 | IB9 | IB8     | IB7     | IB6     | IB5     | IB4     | IB3     | IB2     | IB1     | IB0     |
|---------|----|-------|---------|---------|---------|------|------|-----|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| R/W     | 1  | FM KM | FMI [2] | FMI [1] | FMI [0] | 0    | 0    | 0   | FMP [8] | FMP [7] | FMP [6] | FMP [5] | FMP [4] | FMP [3] | FMP [2] | FMP [1] | FMP [0] |
| Default |    | 0     | 0       | 0       | 0       | 0    | 0    | 0   | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

**FMI[2:0]:** Sets FMARK output interval by FMI register setting according to the update period of display data and transfer rate. Set FMKM = 1 if FMARK signal is output from FMARK pin. See “FMARK Interface” for detail.

**Table 38**

| FMI[2]         | FMI[1] | FMI[0] | Output interval   |
|----------------|--------|--------|-------------------|
| 0              | 0      | 0      | 1 frame           |
| 0              | 0      | 1      | 2 frames          |
| 0              | 1      | 1      | 4 frames          |
| 1              | 0      | 1      | 6 frames          |
| Other settings |        |        | Setting inhibited |

**FMP[8:0]:** Sets the output position of frame synchronous signal (frame marker). A pulse (FMARK) is output by starting from back porch during a 1H period when FMP[8:0] = 9'h000 (high active, amplitude: IOVCC1-GND). FMP[8:0] is used as a trigger signal for write operation in synchronization with frame.

Setting range:  $9'h000 \leq \text{FMP} \leq \text{BP} + \text{NL} + \text{FP}$

For details, see “FMARK Interface”.

**Table 39**

| FMP[8:0]        | FMARK output position |
|-----------------|-----------------------|
| 9'h000          | 0                     |
| 9'h001          | 1                     |
| 9'h002          | 2                     |
| :               |                       |
| 9'h1BE          | 446                   |
| 9'h1BF          | 447                   |
| 9'h1C0 ~ 9'h1FF | Setting inhibited     |

**Power Control****Power Control 1 (R100h)**

| R/W     | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10      | IB9       | IB8       | IB7 | IB6 | IB5       | IB4       | IB3 | IB2      | IB1 | IB0 |
|---------|----|------|------|------|------|------|-----------|-----------|-----------|-----|-----|-----------|-----------|-----|----------|-----|-----|
| R/W     | 1  | 0    | 0    | 0    | 0    | 0    | BT<br>[2] | BT<br>[1] | BT<br>[0] | 0   | 0   | AP<br>[1] | AP<br>[0] | 0   | DST<br>B | 0   | 0   |
| Default |    | 0    | 0    | 0    | 0    | 0    | 0         | 1         | 1         | 0   | 0   | 1         | 1         | 0   | 0        | 0   | 0   |

**DSTB:** When DSTB = 1, the R61509V enters the shut down mode. In shut down mode, the internal logic power supply is turned off to reduce power consumption. The GRAM data and instruction setting are not maintained when the R61509V is in the shut down mode. Set the instruction again after the shut down mode is exited. GND level is outputted to the panel in the shut down mode.

**AP[1:0]:** Adjusts the constant current in the operational amplifier circuit in the LCD power supply circuit. The larger constant current, the better the drivability of the LCD, but it also increases the current consumption. Adjust the constant current taking the trade-off between the display quality and the current consumption into account. In no-display period, set AP[1:0]=2'h0 to halt operational amplifiers and step-up circuits to reduce power consumption.

**Table 40 Constant Current in Operational Amplifiers**

|         |                                                  |
|---------|--------------------------------------------------|
| AP[1:0] | Electricity in LCD drive power supply amplifiers |
| 2'h0    | Operational amplifiers and step-up circuits halt |
| 2'h1    | 0.5                                              |
| 2'h2    | 0.75                                             |
| 2'h3    | 1                                                |

Note: The values in the table represent the ratios of currents in respective settings to the current when AP[1:0]=2'h3.

**BT[2:0]:** Sets the factor used in the step-up circuits. Select the optimal step-up factor for the operating voltage. To reduce power consumption, set a smaller factor.

**Table 41 Step-Up Factor for Step-Up Circuits**

| BT[2:0] | DDVDH             | VCL             | VGH                        | VGL                         |
|---------|-------------------|-----------------|----------------------------|-----------------------------|
| 3'h0    | Setting inhibited |                 |                            |                             |
| 3'h1    | VCI1 x2<br>[x 2]  | -VCI1<br>[x -1] | DDVDH x 3<br>[x 6]         | -(VCI1+DDVDH x 2)<br>[x -5] |
| 3'h2    |                   |                 |                            | -(DDVDH x 2)<br>[x -4]      |
| 3'h3    |                   |                 |                            | -(VCI1+DDVDH)<br>[x -3]     |
| 3'h4    | Setting inhibited |                 |                            |                             |
| 3'h5    | VCI1 x2<br>[x 2]  | -VCI1<br>[x -1] | VCI1+DDVDH<br>x 2<br>[x 5] | -(VCI1+DDVDH x 2)<br>[x -5] |
| 3'h6    |                   |                 |                            | -(DDVDH x 2)<br>[x -4]      |
| 3'h7    |                   |                 |                            | -(VCI1+DDVDH)<br>[x -3]     |

- Notes: 1. The factors in the brackets show the step-up factors from VCI1.  
 2. Make sure DDVDH=max.6.0V, VGH=max.18.0V, VGL=max -13.5V, VGH-VGL=max. 28.0V, and VCL=max -3.0V.

**Power Control 2 (R101h)**

| R/W     | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10       | IB9        | IB8        | IB7 | IB6        | IB5        | IB4        | IB3 | IB2       | IB1       | IB0       |
|---------|----|------|------|------|------|------|------------|------------|------------|-----|------------|------------|------------|-----|-----------|-----------|-----------|
| R/W     | 1  | 0    | 0    | 0    | 0    | 0    | DC1<br>[2] | DC1<br>[1] | DC1<br>[0] | 0   | DC0<br>[2] | DC0<br>[1] | DC0<br>[0] | 0   | VC<br>[2] | VC<br>[1] | VC<br>[0] |
| Default |    | 0    | 0    | 0    | 0    | 0    | 0          | 1          | 0          | 0   | 1          | 0          | 0          | 0   | 1         | 1         | 1         |

**DC1 [2:0]:** Sets step-up clock frequency for Step-up Circuit 2. The step-up clock is in synchronization with internal clock.

**Table 42 Step-up Frequency (Step-up Circuit 1)**

|          |                                                              |
|----------|--------------------------------------------------------------|
| DC1[2:0] | Step-up Circuit 2<br>Step-up frequency (f <sub>DCDC2</sub> ) |
| 3'h0     | Step-up Circuit 2 halts                                      |
| 3'h1     | Setting inhibited                                            |
| 3'h2     | Line frequency / 4                                           |
| 3'h3     | Line frequency / 8                                           |
| 3'h4     | Line frequency / 16                                          |
| 3'h5     | Setting inhibited                                            |
| 3'h6     | Setting inhibited                                            |
| 3'h7     | Setting inhibited                                            |

**[Step-up clock frequency for Step-up Circuit 2]**

$$\begin{aligned}
 \text{Step-up clock frequency (f}_{\text{DCDC2}}) &= \frac{\text{Line frequency}}{2^{(N)}} \text{ [Hz]} \\
 &= \frac{\text{Internal clock frequency f}_{\text{osc}}}{\text{Number of clock per line} \times \text{Division ratio} \times 2^{(N)}} \text{ [Hz]}
 \end{aligned}$$

f<sub>osc</sub> : Internal clock frequency  
 Number of clock per line : RTN\*[4:0] (RTNI or RTNE)  
 Division ratio : DIV\*[1:0] (DIVI or DIVE)  
 N : DC1 [2:0]

**DC0 [2:0]:** Sets step-up clock frequency for Step-up Circuit 1. The step-up clock is in synchronization with internal clock.

**Table 43 Step-up Frequency (Step-up Circuit 2)**

|          |                                                 |
|----------|-------------------------------------------------|
| DC0[2:0] | Step-up Circuit 1<br>Step-up frequency (fDCDC1) |
| 3'h0     | Step-up circuit 1 halts                         |
| 3'h1     | Setting inhibited                               |
| 3'h2     | Setting inhibited                               |
| 3'h3     | Setting inhibited                               |
| 3'h4     | FOSC / 8                                        |
| 3'h5     | FOSC / 16                                       |
| 3'h6     | FOSC / 32                                       |
| 3'h7     | Setting inhibited                               |

Note 1: Make sure that fDCDC1 ≥ fDCDC2.

Note 2: Set DC0 and RTN\* so that ((DCDC1 step-up frequency) ≤ (Line frequency)). If not, step-up operation may not be completed satisfactory.

**[Step-up clock frequency for Step-up Circuit 1]**

$$\begin{aligned}
 \text{Step-up clock frequency (f}_{\text{DCDC1}}) &= \frac{\text{Line frequency}}{2^{(N-1)}} \text{ [Hz]} \\
 &= \frac{\text{Internal clock frequency f}_{\text{OSC}}}{\text{Number of clock per line x Division ratio x } 2^{(N-1)}} \text{ [Hz]}
 \end{aligned}$$

fosc : Internal clock frequency  
 Division ratio : DIV\*[1:0] ((DIVI or DIVE)  
 N : DC1 [2:0]

The step-up frequencies synchronize with display operation. Clock count is reset at the beginning of 1H period.

**VC[2:0]:** Sets VCI voltage level.

| VC[2:0] | VCI1 voltage (Reference voltage for step-up operation) |
|---------|--------------------------------------------------------|
| 3'h0    | Setting inhibited                                      |
| 3'h1    | 0.94 x VCILVL                                          |
| 3'h2    | 0.89 x VCILVL                                          |
| 3'h3    | Setting inhibited                                      |
| 3'h4    | Setting inhibited                                      |
| 3'h5    | 0.76 x VCILVL                                          |
| 3'h6    | Setting inhibited                                      |
| 3'h7    | 1.00 x VCILVL                                          |


## ■ DC0x Value and DCDC1 Step-up Clock Signal Waveform Example

DCDC1 performs charge operation and boost operation with the step-up clock generated from the timing generator.  
The DCDC1 step-up clock frequency is adjusted by setting the division ratio of the reference clock frequency with DC0x register.  
(To prevent flickering, the DCDC1 step-up clock signal is synchronized with the reference point of display operation in unit of lines.)

**Note:** Set DC0x and RTNx so that (DCDC1 step-up clock frequency)  $\geq$  (line clock frequency)

If the above restriction is not followed, the duty cycle during the boost period is less than 50%. As a result, the step-up circuit may not operate normally.


**Example) DIVn=2'h0, RTN=5'h19 (reference clock period = 1/1 of internal operation clock, 1H period = 25 clocks)**



## ■ DC1x Value and DCDC2 Step-up Clock Signal Waveform Example

DCDC2 performs charge operation and boost operation with the step-up clock generated from the timing generator.  
The DCDC2 step-up clock frequency is adjusted by setting the division ratio of the reference clock frequency with DC1x register.  
(To prevent flicker, the DCDC2 step-up clock signal is synchronized with the head of BP period in unit of lines.)

**Example) BP=FP=8'h08, NL=7'h0B (front porch = back porch 8 lines, the number of lines to drive the LCD = 432 lines)**



**Power Control3 (R102h)**

| R/W     | RS | IB15       | IB14       | IB13       | IB12       | IB11       | IB10 | IB9 | IB8      | IB7 | IB6 | IB5  | IB4 | IB3 | IB2 | IB1 | IB0 |
|---------|----|------------|------------|------------|------------|------------|------|-----|----------|-----|-----|------|-----|-----|-----|-----|-----|
| R/W     | 1  | VRH<br>[4] | VRH<br>[3] | VRH<br>[2] | VRH<br>[1] | VRH<br>[0] | 0    | 0   | VCM<br>R | 1   | 0   | PSON | PON | 0   | 0   | 0   | 0   |
|         |    | R/W        | R/W        | R/W        | R/W        | R/W        |      |     | R/W      | R/W |     | W    | W   |     |     |     |     |
| Default |    | 0          | 0          | 0          | 0          | 0          | 0    | 0   | 1        | 1   | 0   | 0    | 0   | 0   | 0   | 0   | 0   |

Note: True values of PSON and PON are not read when instruction read is executed.

**PON, PSON:** Turn power supply ON. PON and PSON must be written to power supply ON and start the internal power supply operation. Follow power supply sequencer to set PON and PSON bits.

**VCMR:** Selects either external resistance (VCOMR pin) or internal electronic volume (VCM[4:0]) to set the electrical potential of VCOMH. The internal electronic volume is set by VCM bits

**Table 44**

| VCMR0[0] | VCOMH Electrical Potential setting |
|----------|------------------------------------|
| 0        | VCOMR (externally supplied)        |
| 1        | Internal electronic volume         |

**VRH[3:0]:** Sets the factor to generate VREG1OUT.

**Table 45**

| VRH[4:0]    | VREG1OUT          |
|-------------|-------------------|
| 5'h00       | Halt (Hiz)        |
| 5'h01-5'h0F | Setting inhibited |
| 5'h10       | VCIR x 1.600      |
| 5'h11       | VCIR x 1.625      |
| 5'h12       | VCIR x 1.650      |
| 5'h13       | VCIR x 1.675      |
| 5'h14       | VCIR x 1.700      |
| 5'h15       | VCIR x 1.725      |
| 5'h16       | VCIR x 1.750      |
| 5'h17       | VCIR x 1.775      |
| 5'h18       | VCIR x 1.800      |
| 5'h19       | VCIR x 1.825      |
| 5'h1A       | VCIR x 1.850      |
| 5'h1B       | VCIR x 1.875      |
| 5'h1C       | VCIR x 1.900      |
| 5'h1D       | VCIR x 1.925      |
| 5'h1E       | VCIR x 1.950      |
| 5'h1F       | VCIR x 1.975      |

Note: Write VC and VRH bits so that  $VREG1OUT \leq DDVDH - 0.5V$ .

**Power Control 4 (R103h)**

| R/W     | RS | IB15 | IB14 | IB13 | IB12       | IB11       | IB10       | IB9        | IB8        | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
|---------|----|------|------|------|------------|------------|------------|------------|------------|-----|-----|-----|-----|-----|-----|-----|-----|
| R/W     | 1  | 0    | 0    | 0    | VDV<br>[4] | VDV<br>[3] | VDV<br>[2] | VDV<br>[1] | VDV<br>[0] | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Default |    | 0    | 0    | 0    | 0          | 0          | 0          | 0          | 0          | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

**VDV[4:0]:** Selects the factor of VREG1OUT to set the amplitude of VCOM alternating voltage from 0.70 to 1.32.

**Table 46**

| VDV[4:0] | VCOM amplitude  | VDV[4:0] | VCOM amplitude  |
|----------|-----------------|----------|-----------------|
| 5'h0     | VREG1OUT x 0.70 | 5'h10    | VREG1OUT x 1.02 |
| 5'h1     | VREG1OUT x 0.72 | 5'h11    | VREG1OUT x 1.04 |
| 5'h2     | VREG1OUT x 0.74 | 5'h12    | VREG1OUT x 1.06 |
| 5'h3     | VREG1OUT x 0.76 | 5'h13    | VREG1OUT x 1.08 |
| 5'h4     | VREG1OUT x 0.78 | 5'h14    | VREG1OUT x 1.10 |
| 5'h5     | VREG1OUT x 0.80 | 5'h15    | VREG1OUT x 1.12 |
| 5'h6     | VREG1OUT x 0.82 | 5'h16    | VREG1OUT x 1.14 |
| 5'h7     | VREG1OUT x 0.84 | 5'h17    | VREG1OUT x 1.16 |
| 5'h8     | VREG1OUT x 0.86 | 5'h18    | VREG1OUT x 1.18 |
| 5'h9     | VREG1OUT x 0.88 | 5'h19    | VREG1OUT x 1.20 |
| 5'hA     | VREG1OUT x 0.90 | 5'h1A    | VREG1OUT x 1.22 |
| 5'hB     | VREG1OUT x 0.92 | 5'h1B    | VREG1OUT x 1.24 |
| 5'hC     | VREG1OUT x 0.94 | 5'h1C    | VREG1OUT x 1.26 |
| 5'hD     | VREG1OUT x 0.96 | 5'h1D    | VREG1OUT x 1.28 |
| 5'hE     | VREG1OUT x 0.98 | 5'h1E    | VREG1OUT x 1.30 |
| 5'hF     | VREG1OUT x 1.00 | 5'h1F    | VREG1OUT x 1.32 |

Note 1: Set VDV[4:0] so that VCOM amplitude becomes 6.0V or less.

Note 2: Set VCOML (VCOMH-VCOM amplitude) ≤ 0V.

## RAM Access

## RAM Address Set (Horizontal Address) (R200h)

## RAM Address Set (Vertical Address) (R201h)

|          | R/W     | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8        | IB7        | IB6        | IB5        | IB4        | IB3        | IB2        | IB1       | IB0       |
|----------|---------|----|------|------|------|------|------|------|-----|------------|------------|------------|------------|------------|------------|------------|-----------|-----------|
| R<br>200 | R/W     | 1  | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0          | AD<br>[7]  | AD<br>[6]  | AD<br>[5]  | AD<br>[4]  | AD<br>[3]  | AD<br>[2]  | AD<br>[1] | AD<br>[0] |
|          | Default |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0         | 0         |
| R<br>201 | R/W     | 1  | 0    | 0    | 0    | 0    | 0    | 0    | 0   | AD<br>[16] | AD<br>[15] | AD<br>[14] | AD<br>[13] | AD<br>[12] | AD<br>[11] | AD<br>[10] | AD<br>[9] | AD<br>[8] |
|          | Default |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0         | 0         |

**AD[16:0]:** Sets a GRAM address in the AC (Address Counter) which is automatically updated according to the combination of AM, ID[1:0] settings as the R61509V writes data to the internal GRAM. Data can be written consecutively without resetting the address in the AC. The address is not automatically updated after reading data from the internal GRAM.

Note 1: In RGB interface operation (RM = “1”), the address AD16-0 is set in the address counter every frame on the falling edge of VSYNCX.

Note 2: In internal clock operation and VSYNC interface operation (RM = “0”), the address AD16-0 is set when executing the instruction.

Table 47 GRAM Address setting range

| AD[16:0]              | GRAM Data Setting                         |
|-----------------------|-------------------------------------------|
| 17'h00000 – 17'h000EF | Bitmap data on the first line             |
| 17'h00100 – 17'h001EF | Bitmap data on the second line            |
| 17'h00200 – 17'h002EF | Bitmap data on the third line             |
| 17'h00300 – 17'h003EF | Bitmap data on the fourth line            |
| 17'h00400 – 17'h004EF | Bitmap data on the fifth line             |
| :                     | :                                         |
| 17'h1AC00 – 17'h1ACEF | Bitmap data on the 429 <sup>th</sup> line |
| 17'h1AD00 – 17'h1ADEF | Bitmap data on the 430 <sup>th</sup> line |
| 17'h1AE00 – 17'h1AEEF | Bitmap data on the 431 <sup>st</sup> line |
| 17'h1AF00 – 17'h1AFEF | Bitmap data on the 432 <sup>nd</sup> line |

**GRAM Data Write (R202h)**

R/W RS

|               |   |                                                                                                 |
|---------------|---|-------------------------------------------------------------------------------------------------|
| W             | 1 | RAM write data WD[17:0] is transferred via different data bus in different interface operation. |
| RGB interface |   | RAM write data WD[17:0] is transferred via different data bus in different interface operation. |

**WD[17:0]:** The R61509V develops data into 18 bits internally in write operation. The format to develop data into 18 bits is different in different interface operation.

The GRAM data represents the grayscale level. The R61509V automatically updates the address according to AM and ID[1:0] settings as it writes data in the GRAM. The DFM bit sets the format to develop 16-bit data into the 18-bit data in 16-bit or 8-bit interface operation.

Note: When writing data in the GRAM via system interface while using the RGB interface, make sure that write operations via two interfaces that do not conflict one another.

**GRAM Data Read (R202h)**

R/W    RS


|   |   |                                                                                                |
|---|---|------------------------------------------------------------------------------------------------|
| R | 1 | RAM read data RD[17:0] is transferred via different data bus in different interface operation. |
|---|---|------------------------------------------------------------------------------------------------|

**RD[17:0]:** 18-bit data read from the GRAM. RAM read data RD[17:0] is transferred via different data bus in different interface operation.

When the R61509V reads data from the GRAM to the microcomputer, the first word read immediately after RAM address set is not outputted. Therefore, data on the data bus is invalid. Valid data is sent to the data bus when the R61509V reads out the second and subsequent words.

When either 8-bit or 16-bit interface is selected, the LSBs of R and B dot data are not read out.

Note: This register is disabled in RGB interface operation



**Figure 8 GRAM Read Sequence**

**NVM Data Read / NVM Data Write (R280h)**

|           | R/W     | RS | IB15 | IB14           | IB13           | IB12           | IB11           | IB10           | IB9            | IB8            | IB7        | IB6        | IB5        | IB4        | IB3        | IB2        | IB1        | IB0        |
|-----------|---------|----|------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|------------|------------|------------|------------|------------|------------|------------|------------|
| R<br>280h | R/W     | 1  | 1    | VC<br>M<br>[6] | VC<br>M<br>[5] | VC<br>M<br>[4] | VC<br>M<br>[3] | VC<br>M<br>[2] | VC<br>M<br>[1] | VC<br>M<br>[0] | UID<br>[7] | UID<br>[6] | UID<br>[5] | UID<br>[4] | UID<br>[3] | UID<br>[2] | UID<br>[1] | UID<br>[0] |
|           | Default |    | 1    | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1          | 1          | 1          | 1          | 1          | 1          | 1          | 1          |

**UID[3:0]:** Used to temporarily store NVM data such as used identification code.

The write data is loaded to NVM data write register (NVDAT [7:0]) and then is written to NVM.

NVM data is loaded to UID[7:0] when power on reset, when shutdown mode is exited or when CALB=1 is written. When NVM data write is not executed, UID[7:0] = 8'hFF (Default).

**VCM[6:0]:** Used to control VCOMH.

To use NVM data to adjust VCOMH, specify the VCOMH level using VCM [6:0], write the same value to the NVM data write register NVDAT [14:8] (R6F1h) and then write the data to NVM.

NVM data is loaded to VCM[6:0] when power on reset, when shutdown mode is exited or when CALB=1 is written. When NVM data write is not executed, VCM[6:0] = 7'h7F (Default).

Table 48

| VCM [6:0] | VCOMH voltage    |
|-----------|------------------|
| 7'h00     | VREG1OUT x 0.492 |
| 7'h01     | VREG1OUT x 0.496 |
| 7'h02     | VREG1OUT x 0.500 |
| 7'h03     | VREG1OUT x 0.504 |
| 7'h04     | VREG1OUT x 0.508 |
| 7'h05     | VREG1OUT x 0.512 |
| 7'h06     | VREG1OUT x 0.516 |
| 7'h07     | VREG1OUT x 0.520 |
| 7'h08     | VREG1OUT x 0.524 |
| 7'h09     | VREG1OUT x 0.528 |
| 7'h0A     | VREG1OUT x 0.532 |
| 7'h0B     | VREG1OUT x 0.536 |
| 7'h0C     | VREG1OUT x 0.540 |
| 7'h0D     | VREG1OUT x 0.544 |
| 7'h0E     | VREG1OUT x 0.548 |
| 7'h0F     | VREG1OUT x 0.552 |
| 7'h10     | VREG1OUT x 0.556 |
| 7'h11     | VREG1OUT x 0.560 |
| 7'h12     | VREG1OUT x 0.564 |
| 7'h13     | VREG1OUT x 0.568 |
| 7'h14     | VREG1OUT x 0.572 |
| 7'h15     | VREG1OUT x 0.576 |
| 7'h16     | VREG1OUT x 0.580 |
| 7'h17     | VREG1OUT x 0.584 |
| 7'h18     | VREG1OUT x 0.588 |
| 7'h19     | VREG1OUT x 0.592 |
| 7'h1A     | VREG1OUT x 0.596 |
| 7'h1B     | VREG1OUT x 0.600 |
| 7'h1C     | VREG1OUT x 0.604 |
| 7'h1D     | VREG1OUT x 0.608 |
| 7'h1E     | VREG1OUT x 0.612 |
| 7'h1F     | VREG1OUT x 0.616 |
| 7'h20     | VREG1OUT x 0.620 |
| 7'h21     | VREG1OUT x 0.624 |
| 7'h22     | VREG1OUT x 0.628 |
| 7'h23     | VREG1OUT x 0.632 |
| 7'h24     | VREG1OUT x 0.636 |
| 7'h25     | VREG1OUT x 0.640 |
| 7'h26     | VREG1OUT x 0.644 |
| 7'h27     | VREG1OUT x 0.648 |
| 7'h28     | VREG1OUT x 0.652 |
| 7'h29     | VREG1OUT x 0.656 |
| 7'h2A     | VREG1OUT x 0.660 |
| 7'h2B     | VREG1OUT x 0.664 |
| 7'h2C     | VREG1OUT x 0.668 |
| 7'h2D     | VREG1OUT x 0.672 |
| 7'h2E     | VREG1OUT x 0.676 |
| 7'h2F     | VREG1OUT x 0.680 |
| 7'h30     | VREG1OUT x 0.684 |
| 7'h31     | VREG1OUT x 0.688 |
| 7'h32     | VREG1OUT x 0.692 |
| 7'h33     | VREG1OUT x 0.696 |
| 7'h34     | VREG1OUT x 0.700 |
| 7'h35     | VREG1OUT x 0.704 |
| 7'h36     | VREG1OUT x 0.708 |
| 7'h37     | VREG1OUT x 0.712 |

| VCM [6:0] | VCOMH voltage    |
|-----------|------------------|
| 7'h40     | VREG1OUT x 0.748 |
| 7'h41     | VREG1OUT x 0.752 |
| 7'h42     | VREG1OUT x 0.756 |
| 7'h43     | VREG1OUT x 0.760 |
| 7'h44     | VREG1OUT x 0.764 |
| 7'h45     | VREG1OUT x 0.768 |
| 7'h46     | VREG1OUT x 0.772 |
| 7'h47     | VREG1OUT x 0.776 |
| 7'h48     | VREG1OUT x 0.780 |
| 7'h49     | VREG1OUT x 0.784 |
| 7'h4A     | VREG1OUT x 0.788 |
| 7'h4B     | VREG1OUT x 0.792 |
| 7'h4C     | VREG1OUT x 0.796 |
| 7'h4D     | VREG1OUT x 0.800 |
| 7'h4E     | VREG1OUT x 0.804 |
| 7'h4F     | VREG1OUT x 0.808 |
| 7'h50     | VREG1OUT x 0.812 |
| 7'h51     | VREG1OUT x 0.816 |
| 7'h52     | VREG1OUT x 0.820 |
| 7'h53     | VREG1OUT x 0.824 |
| 7'h54     | VREG1OUT x 0.828 |
| 7'h55     | VREG1OUT x 0.832 |
| 7'h56     | VREG1OUT x 0.836 |
| 7'h57     | VREG1OUT x 0.840 |
| 7'h58     | VREG1OUT x 0.844 |
| 7'h59     | VREG1OUT x 0.848 |
| 7'h5A     | VREG1OUT x 0.852 |
| 7'h5B     | VREG1OUT x 0.856 |
| 7'h5C     | VREG1OUT x 0.860 |
| 7'h5D     | VREG1OUT x 0.864 |
| 7'h5E     | VREG1OUT x 0.868 |
| 7'h5F     | VREG1OUT x 0.872 |
| 7'h60     | VREG1OUT x 0.876 |
| 7'h61     | VREG1OUT x 0.880 |
| 7'h62     | VREG1OUT x 0.884 |
| 7'h63     | VREG1OUT x 0.888 |
| 7'h64     | VREG1OUT x 0.892 |
| 7'h65     | VREG1OUT x 0.896 |
| 7'h66     | VREG1OUT x 0.900 |
| 7'h67     | VREG1OUT x 0.904 |
| 7'h68     | VREG1OUT x 0.908 |
| 7'h69     | VREG1OUT x 0.912 |
| 7'h6A     | VREG1OUT x 0.916 |
| 7'h6B     | VREG1OUT x 0.920 |
| 7'h6C     | VREG1OUT x 0.924 |
| 7'h6D     | VREG1OUT x 0.928 |
| 7'h6E     | VREG1OUT x 0.932 |
| 7'h6F     | VREG1OUT x 0.936 |
| 7'h70     | VREG1OUT x 0.940 |
| 7'h71     | VREG1OUT x 0.944 |
| 7'h72     | VREG1OUT x 0.948 |
| 7'h73     | VREG1OUT x 0.952 |
| 7'h74     | VREG1OUT x 0.956 |
| 7'h75     | VREG1OUT x 0.960 |
| 7'h76     | VREG1OUT x 0.964 |
| 7'h77     | VREG1OUT x 0.968 |

**R61509V****Target Spec**

|       |                  |
|-------|------------------|
| 7'h38 | VREG1OUT x 0.716 |
| 7'h39 | VREG1OUT x 0.720 |
| 7'h3A | VREG1OUT x 0.724 |
| 7'h3B | VREG1OUT x 0.728 |
| 7'h3C | VREG1OUT x 0.732 |
| 7'h3D | VREG1OUT x 0.736 |
| 7'h3E | VREG1OUT x 0.740 |
| 7'h3F | VREG1OUT x 0.744 |

|       |                  |
|-------|------------------|
| 7'h78 | VREG1OUT x 0.972 |
| 7'h79 | VREG1OUT x 0.976 |
| 7'h7A | VREG1OUT x 0.980 |
| 7'h7B | VREG1OUT x 0.984 |
| 7'h7C | VREG1OUT x 0.988 |
| 7'h7D | VREG1OUT x 0.992 |
| 7'h7E | VREG1OUT x 0.996 |
| 7'h7F | VREG1OUT x 1.000 |

- Notes: 1. Make sure the VCOMH level is between 3.0V to (DDVDH-0.5)V.
2. The above setting is enabled when internal electronic volume is selected for setting the VCOMH level.

## Window Address Control


**Window Horizontal RAM Address Start (R210h), Window Horizontal RAM Address End (R211h)**

**Window Vertical RAM Address Start (R212h), Window Vertical RAM Address End (R213h)**

|          | R/W     | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8        | IB7        | IB6        | IB5        | IB4        | IB3        | IB2        | IB1        | IB0        |
|----------|---------|----|------|------|------|------|------|------|-----|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| R<br>210 | R/W     | 1  | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0          | HSA<br>[7] | HSA<br>[6] | HSA<br>[5] | HSA<br>[4] | HSA<br>[3] | HSA<br>[2] | HSA<br>[1] | HSA<br>[0] |
|          | Default |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |
| R<br>211 | R/W     | 1  | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0          | HEA<br>[7] | HEA<br>[6] | HEA<br>[5] | HEA<br>[4] | HEA<br>[3] | HEA<br>[2] | HEA<br>[1] | HEA<br>[0] |
|          | Default |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0          | 1          | 1          | 1          | 0          | 1          | 1          | 1          | 1          |
| R<br>212 | R/W     | 1  | 0    | 0    | 0    | 0    | 0    | 0    | 0   | VSA<br>[8] | VSA<br>[7] | VSA<br>[6] | VSA<br>[5] | VSA<br>[4] | VSA<br>[3] | VSA<br>[2] | VSA<br>[1] | VSA<br>[0] |
|          | Default |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |
| R<br>213 | R/W     | 1  | 0    | 0    | 0    | 0    | 0    | 0    | 0   | VEA<br>[8] | VEA<br>[7] | VEA<br>[6] | VEA<br>[5] | VEA<br>[4] | VEA<br>[3] | VEA<br>[2] | VEA<br>[1] | VEA<br>[0] |
|          | Default |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 1          | 1          | 0          | 1          | 0          | 1          | 1          | 1          | 1          |

**HSA[7:0], HEA[7:0]:** HSA[7:0] and HEA[7:0] specify the start and end addresses of the window address area in horizontal direction, respectively. See [GRAM Address Map](#). HSA[7:0] and HEA[7:0] specify the horizontal range to write data. Set HSA[7:0] and HEA[7:0] before starting RAM write operation. In setting, make sure that  $8'h00 \leq HSA < HEA \leq 8'hEF$ .

**VSA[8:0], VEA[8:0]:** VSA[8:0] and VEA[8:0] specify the start and end addresses of the window address area in vertical direction, respectively. See [GRAM Address Map](#). VSA[8:0] and VEA[8:0] specify the vertical range to write data. Set VSA[8:0] and VEA[8:0] before starting RAM write operation. In setting, make sure that  $9'h000 \leq VSA < VEA \leq 9'h1AF$ .



**Figure 9 GRAM Address Map and Window Address Area**

$\gamma$  Control $\gamma$  Control 1 ~ 14 (R300h to R309h)

|          |         |   | IB  |    |                   |                   |                   |                   |                   |                   |                   |                   |     |     |                  |                   |                   |                   |                   |                   |
|----------|---------|---|-----|----|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-----|-----|------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
|          |         |   | R/W | RS | IB15              | IB14              | IB13              | IB12              | IB11              | IB10              | IB9               | IB8               | IB7 | IB6 | IB5              | IB4               | IB3               | IB2               | IB1               | IB0               |
| R<br>300 | W       | 1 |     |    | 0                 | 0                 | 0                 | PR0<br>P01<br>[4] | PR0<br>P01<br>[3] | PR0<br>P01<br>[2] | PR0<br>P01<br>[1] | PR0<br>P01<br>[0] | 0   | 0   | 0                | PR0P<br>00[4]     | PR0P<br>00[3]     | PR0P<br>00[2]     | PR0<br>P00<br>[1] | PR0<br>P00<br>[0] |
|          | Default |   |     |    | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0   | 0   | 0                | 0                 | 0                 | 0                 | 0                 | 0                 |
| R<br>301 | W       | 1 |     |    | PR0<br>P04<br>[3] | PR0<br>P04<br>[2] | PR0<br>P04<br>[1] | PR0<br>P04<br>[0] | PR0<br>P03<br>[3] | PR0<br>P03<br>[2] | PR0<br>P03<br>[1] | PR0<br>P03<br>[0] | 0   | 0   | 0                | PR0P<br>02[4]     | PR0P<br>02[3]     | PR0P<br>02[2]     | PR0<br>P02<br>[1] | PR0<br>P02<br>[0] |
|          | Default |   |     |    | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0   | 0   | 0                | 0                 | 0                 | 0                 | 0                 | 0                 |
| R<br>302 | W       | 1 |     |    | 0                 | 0                 | 0                 | PR0<br>P06<br>[4] | PR0<br>P06<br>[3] | PR0<br>P06<br>[2] | PR0<br>P06<br>[1] | PR0<br>P06<br>[0] | 0   | 0   | 0                | 0                 | PR0P<br>05[3]     | PR0P<br>05[2]     | PR0<br>P05<br>[1] | PR0<br>P05<br>[0] |
|          | Default |   |     |    | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0   | 0   | 0                | 0                 | 0                 | 0                 | 0                 | 0                 |
| R<br>303 | W       | 1 |     |    | 0                 | 0                 | 0                 | PR0<br>P08<br>[4] | PR0<br>P08<br>[3] | PR0<br>P08<br>[2] | PR0<br>P08<br>[1] | PR0<br>P08<br>[0] | 0   | 0   | 0                | PR0P<br>07[4]     | PR0P<br>07[3]     | PR0P<br>07[2]     | PR0<br>P07<br>[1] | PR0<br>P07<br>[0] |
|          | Default |   |     |    | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0   | 0   | 0                | 0                 | 0                 | 0                 | 0                 | 0                 |
| R<br>304 | W       | 1 |     |    | 0                 | 0                 | PI0<br>P3<br>[1]  | PI0<br>P3<br>[0]  | 0                 | 0                 | PI0<br>P2<br>[1]  | PI0<br>P2<br>[0]  | 0   | 0   | PI0<br>P1<br>[1] | PI0<br>P1<br>[0]  | 0                 | 0                 | PI0<br>P0<br>[1]  | PI0<br>P0<br>[0]  |
|          | Default |   |     |    | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0   | 0   | 0                | 0                 | 0                 | 0                 | 0                 | 0                 |
| R<br>305 | W       | 1 |     |    | 0                 | 0                 | 0                 | PR0<br>N01<br>[4] | PR0<br>N01<br>[3] | PR0<br>N01<br>[2] | PR0<br>N01<br>[1] | PR0<br>N01<br>[0] | 0   | 0   | 0                | PR0<br>N00<br>[4] | PR0<br>N00<br>[3] | PR0<br>N00<br>[2] | PR0<br>N00<br>[1] | PR0<br>N00<br>[0] |
|          | Default |   |     |    | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0   | 0   | 0                | 0                 | 0                 | 0                 | 0                 | 0                 |
| R<br>306 | W       | 1 |     |    | PR0<br>N04<br>[3] | PR0<br>N04<br>[2] | PR0<br>N04<br>[1] | PR0<br>N04<br>[0] | PR0<br>N03<br>[3] | PR0<br>N03<br>[2] | PR0<br>N03<br>[1] | PR0<br>N03<br>[0] | 0   | 0   | 0                | PR0<br>N02<br>[4] | PR0<br>N02<br>[3] | PR0<br>N02<br>[2] | PR0<br>N02<br>[1] | PR0<br>N02<br>[0] |
|          | Default |   |     |    | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0   | 0   | 0                | 0                 | 0                 | 0                 | 0                 | 0                 |
| R<br>307 | W       | 1 |     |    | 0                 | 0                 | 0                 | PR0<br>N06<br>[4] | PR0<br>N06<br>[3] | PR0<br>N06<br>[2] | PR0<br>N06<br>[1] | PR0<br>N06<br>[0] | 0   | 0   | 0                | 0                 | PR0<br>N05<br>[3] | PR0<br>N05<br>[2] | PR0<br>N05<br>[1] | PR0<br>N05<br>[0] |
|          | Default |   |     |    | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0   | 0   | 0                | 0                 | 0                 | 0                 | 0                 | 0                 |
| R<br>308 | W       | 1 |     |    | 0                 | 0                 | 0                 | PR0<br>N08<br>[4] | PR0<br>N08<br>[3] | PR0<br>N08<br>[2] | PR0<br>N08<br>[1] | PR0<br>N08<br>[0] | 0   | 0   | 0                | PR0<br>N07<br>[4] | PR0<br>N07<br>[3] | PR0<br>N07<br>[2] | PR0<br>N07<br>[1] | PR0<br>N07<br>[0] |
|          | Default |   |     |    | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0   | 0   | 0                | 0                 | 0                 | 0                 | 0                 | 0                 |
| R<br>309 | W       | 1 |     |    | 0                 | 0                 | PI0<br>N3<br>[1]  | PI0<br>N3<br>[0]  | 0                 | 0                 | PI0<br>N2<br>[1]  | PI0<br>N2<br>[0]  | 0   | 0   | PI0<br>N1<br>[1] | PI0<br>N1<br>[0]  | 0                 | 0                 | PI0<br>N0<br>[1]  | PI0<br>N0<br>[0]  |
|          | Default |   |     |    | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0   | 0   | 0                | 0                 | 0                 | 0                 | 0                 | 0                 |

|              |                                                                    |
|--------------|--------------------------------------------------------------------|
| PR0P00[4:0]  | Adjusts reference level for positive polarity output R0            |
| PR0N00[4:0]  | Adjusts reference level for negative polarity output R0            |
| PR0P01[4:0]  | Adjusts reference level for positive polarity output R1            |
| PR0N01[4:0]  | Adjusts reference level for negative polarity output R1            |
| PR0P02[4:0]  | Adjusts reference level for positive polarity output R2            |
| PR0N02[4:0]  | Adjusts reference level for negative polarity output R2            |
| PR0P03[3:0]  | Adjusts reference level for positive polarity output R3            |
| PR0N03[3:0]  | Adjusts reference level for negative polarity output R3            |
| PR0P04[3:0]  | Adjusts reference level for positive polarity output R4            |
| PR0N04[3:0]  | Adjusts reference level for negative polarity output R4            |
| PR0P05[3:0]  | Adjusts reference level for positive polarity output R5            |
| PR0N05[3:0]  | Adjusts reference level for negative polarity output R5            |
| PR0P06[4:0]  | Adjusts reference level for positive polarity output R6            |
| PR0N06[4:0]  | Adjusts reference level for negative polarity output R6            |
| PR0P07[4:0]  | Adjusts reference level for positive polarity output R7            |
| PR0N07[4:0]  | Adjusts reference level for negative polarity output R7            |
| PR0P08[4:0]  | Adjusts reference level for positive polarity output R8            |
| PR0N08[4:0]  | Adjusts reference level for negative polarity output R8            |
| PI0P0~1[1:0] | Adjusts interpolation level for positive polarity output (V2~V7)   |
| PI0N0~1[1:0] | Adjusts interpolation level for negative polarity output (V2~V7)   |
| PI0P2~3[1:0] | Adjusts interpolation level for positive polarity output (V56~V61) |
| PI0N2~3[1:0] | Adjusts interpolation level for negative polarity output (V56~V61) |

**Base Image Display Control****Base Image Number of Line (R400h)****Base Image Display Control (R401h)****Base Image Vertical Scroll Control (R404h)**

|          | R/W     | RS | IB15 | IB14      | IB13      | IB12      | IB11      | IB10      | IB9       | IB8       | IB7       | IB6        | IB5        | IB4        | IB3        | IB2        | IB1        | IB0       |
|----------|---------|----|------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|------------|------------|------------|------------|------------|------------|-----------|
| R<br>400 | R/W     | 1  | GS   | NL<br>[5] | NL<br>[4] | NL<br>[3] | NL<br>[2] | NL<br>[1] | NL<br>[0] | 0         | 0         | SCN<br>[5] | SCN<br>[4] | SCN<br>[3] | SCN<br>[2] | SCN<br>[1] | SCN<br>[0] | 0         |
|          | Default |    | 0    | 1         | 1         | 0         | 1         | 0         | 1         | 0         | 0         | 0          | 0          | 0          | 0          | 0          | 0          | 0         |
| R<br>401 | R/W     | 1  | 0    | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0          | 0          | 0          | 0          | NDL        | VLE        | REV       |
|          | Default |    | 0    | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0          | 0          | 0          | 0          | 0          | 0          | 0         |
| R<br>404 | R/W     | 1  | 0    | 0         | 0         | 0         | 0         | 0         | 0         | VL<br>[8] | VL<br>[7] | VL<br>[6]  | VL<br>[5]  | VL<br>[4]  | VL<br>[3]  | VL<br>[2]  | VL<br>[1]  | VL<br>[0] |
|          | Default |    | 0    | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0          | 0          | 0          | 0          | 0          | 0          | 0         |

**GS:** Sets the direction of scan by the gate driver in the range determined by SCN and NL bits. The gate scan direction determined by setting GS = 0 is reversed by setting GS = 1. Set GS bit in combination with SM bits.

**NL[5:0]:** Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected by the number of lines set by NL[5:0]. The number of lines must be the same or more than the number of lines necessary for the size of the liquid crystal panel.

**SCN[5:0]:** Specifies the gate line where the gate driver starts scan.

**NDL:** Sets the source output level in non-lit display area. Settings are different depending on panel type (i.e. normally black or normally white).

**Table 49**

| <b>NDL</b> | <b>Non-lit display area</b> |                 |
|------------|-----------------------------|-----------------|
|            | <b>Positive</b>             | <b>Negative</b> |
| 0          | V63                         | V0              |
| 1          | V0                          | V63             |

Note: NDL setting is enabled in non-lit display area in partial display operation.

**VLE:** Vertical scroll display enable bit. When VLE = 1, the R61509V starts displaying the base image from the line (of the physical display) determined by VL[8:0] bits. VL[8:0] sets the amount of scrolling, which is the number of lines to shift the start line of the display from the first line of the physical display. Note that the partial image display position is not affected by the base image scrolling.

The vertical scrolling is disabled in external display interface operation. In this case, make sure to set VLE = "0".

Table 50

| VLE | Base image        |
|-----|-------------------|
| 0   | Fixed             |
| 1   | Scrolling enabled |

**REV:** Grayscale level of a image is inverted when REV = 1. This enables the R61509V to display the same image from the same set of data both on normally black and white panels.

Table 51

| REV | GRAM Data   | Source Output Level in Display Area |                   |
|-----|-------------|-------------------------------------|-------------------|
|     |             | Positive Polarity                   | Negative Polarity |
| 0   | 18'h00000   | V63                                 | V0                |
|     | :           | :                                   | :                 |
|     | 18'h3FFFFFF | V0                                  | V63               |
| 1   | 18'h00000   | V0                                  | V63               |
|     | :           | :                                   | :                 |
|     | 18'h3FFFFFF | V63                                 | V0                |

Note: Source output of non-lit display area is set by NDL bit during partial display mode.

**VL[8:0]:** Sets the amount of scrolling of the base image. The base image is scrolled in vertical direction and displayed from the line which is determined by VL.

Table 52

| VL [8:0] | Line per scrolling |
|----------|--------------------|
| 9'h000   | 0 lines            |
| 9'h001   | 1 line             |
| 9'h002   | 2 lines            |
| :        | :                  |
| :        | :                  |
| 9'h1A0   | 431 lines          |
| 9'h1B0   | 432 lines          |
| 9'h1FF   | Setting inhibited  |

Table 53

| NL [5:0] | Number of drive line |
|----------|----------------------|
| 6'h00    | Setting inhibited    |
| 6'h01    | 16 lines             |
| 6'h02    | 24 lines             |
| 6'h03    | 32 lines             |
| 6'h04    | 40 lines             |
| 6'h05    | 48 lines             |
| 6'h06    | 56 lines             |
| 6'h07    | 64 lines             |
| 6'h08    | 72 lines             |
| 6'h09    | 80 lines             |
| 6'h0A    | 88 lines             |
| 6'h0B    | 96 lines             |
| 6'h0C    | 104 lines            |
| 6'h0D    | 112 lines            |
| 6'h0E    | 120 lines            |
| 6'h0F    | 128 lines            |
| 6'h10    | 136 lines            |
| 6'h11    | 144 lines            |
| 6'h12    | 152 lines            |
| 6'h13    | 160 lines            |
| 6'h14    | 168 lines            |
| 6'h15    | 176 lines            |
| 6'h16    | 184 lines            |
| 6'h17    | 192 lines            |
| 6'h18    | 200 lines            |
| 6'h19    | 208 lines            |
| 6'h1A    | 216 lines            |
| 6'h1B    | 224 lines            |

| NL [5:0]    | Number of drive line |
|-------------|----------------------|
| 6'h1C       | 232 lines            |
| 6'h1D       | 240 lines            |
| 6'h1E       | 248 lines            |
| 6'h1F       | 256 lines            |
| 6'h20       | 264 lines            |
| 6'h21       | 272 lines            |
| 6'h22       | 280 lines            |
| 6'h23       | 288 lines            |
| 6'h24       | 296 lines            |
| 6'h25       | 304 lines            |
| 6'h26       | 312 lines            |
| 6'h27       | 320 lines            |
| 6'h28       | 328 lines            |
| 6'h29       | 336 lines            |
| 6'h2A       | 344 lines            |
| 6'h2B       | 352 lines            |
| 6'h2C       | 360 lines            |
| 6'h2D       | 368 lines            |
| 6'h2E       | 376 lines            |
| 6'h2F       | 384 lines            |
| 6'h30       | 392 lines            |
| 6'h31       | 400 lines            |
| 6'h32       | 408 lines            |
| 6'h33       | 416 lines            |
| 6'h34       | 424 lines            |
| 6'h35       | 432 lines            |
| 6'h36-6'h3F | Setting inhibited    |

Table 54

| SCN[5:0]    | Gate scan start position |                   |                   |                   |
|-------------|--------------------------|-------------------|-------------------|-------------------|
|             | SM=0                     |                   | SM=1              |                   |
|             | GS=0                     | GS=1              | GS=0              | GS=1              |
| 6'h00       | G1                       | G(N)              | G1                | G(2N-432)         |
| 6'h01       | G9                       | G(N+8)            | G17               | G(2N-416)         |
| 6'h02       | G17                      | G(N+16)           | G33               | G(2N-400)         |
| 6'h03       | G25                      | G(N+24)           | G49               | G(2N-384)         |
| 6'h04       | G33                      | G(N+32)           | G65               | G(2N-368)         |
| 6'h05       | G41                      | G(N+40)           | G81               | G(2N-352)         |
| 6'h06       | G49                      | G(N+48)           | G97               | G(2N-336)         |
| 6'h07       | G57                      | G(N+56)           | G113              | G(2N-320)         |
| 6'h08       | G65                      | G(N+64)           | G129              | G(2N-304)         |
| 6'h09       | G73                      | G(N+72)           | G145              | G(2N-288)         |
| 6'h0A       | G81                      | G(N+80)           | G161              | G(2N-272)         |
| 6'h0B       | G89                      | G(N+88)           | G177              | G(2N-256)         |
| 6'h0C       | G97                      | G(N+96)           | G193              | G(2N-240)         |
| 6'h0D       | G105                     | G(N+104)          | G209              | G(2N-224)         |
| 6'h0E       | G113                     | G(N+112)          | G225              | G(2N-208)         |
| 6'h0F       | G121                     | G(N+120)          | G241              | G(2N-192)         |
| 6'h10       | G129                     | G(N+128)          | G257              | G(2N-176)         |
| 6'h11       | G137                     | G(N+136)          | G273              | G(2N-160)         |
| 6'h12       | G145                     | G(N+144)          | G289              | G(2N-144)         |
| 6'h13       | G153                     | G(N+152)          | G305              | G(2N-128)         |
| 6'h14       | G161                     | G(N+160)          | G321              | G(2N-112)         |
| 6'h15       | G169                     | G(N+168)          | G337              | G(2N-96)          |
| 6'h16       | G177                     | G(N+176)          | G353              | G(2N-80)          |
| 6'h17       | G185                     | G(N+184)          | G369              | G(2N-64)          |
| 6'h18       | G193                     | G(N+192)          | G385              | G(2N-48)          |
| 6'h19       | G201                     | G(N+200)          | G401              | G(2N-32)          |
| 6'h1A       | G209                     | G(N+208)          | G417              | G(2N-16)          |
| 6'h1B       | G217                     | G(N+216)          | G2                | G(2N-431)         |
| 6'h1C       | G225                     | G(N+224)          | G18               | G(2N-415)         |
| 6'h1D       | G233                     | G(N+232)          | G34               | G(2N-399)         |
| 6'h1E       | G241                     | G(N+240)          | G50               | G(2N-383)         |
| 6'h1F       | G249                     | G(N+248)          | G66               | G(2N-367)         |
| 6'h20       | G257                     | G(N+256)          | G82               | G(2N-351)         |
| 6'h21       | G265                     | G(N+264)          | G98               | G(2N-335)         |
| 6'h22       | G273                     | G(N+272)          | G114              | G(2N-319)         |
| 6'h23       | G281                     | G(N+280)          | G130              | G(2N-303)         |
| 6'h24       | G289                     | G(N+288)          | G146              | G(2N-287)         |
| 6'h25       | G297                     | G(N+296)          | G162              | G(2N-271)         |
| 6'h26       | G305                     | G(N+304)          | G178              | G(2N-255)         |
| 6'h27       | G313                     | G(N+312)          | G194              | G(2N-239)         |
| 6'h28       | G321                     | G(N+320)          | G210              | G(2N-223)         |
| 6'h29       | G329                     | G(N+328)          | G226              | G(2N-207)         |
| 6'h2A       | G337                     | G(N+337)          | G242              | G(2N-191)         |
| 6'h2B       | G345                     | G(N+344)          | G258              | G(2N-175)         |
| 6'h2C       | G353                     | G(N+352)          | G274              | G(2N-159)         |
| 6'h2D       | G361                     | G(N+360)          | G290              | G(2N-143)         |
| 6'h2E       | G369                     | G(N+368)          | G306              | G(2N-127)         |
| 6'h2F       | G377                     | G(N+376)          | G322              | G(2N-111)         |
| 6'h30       | G385                     | G(N+384)          | G338              | G(2N-95)          |
| 6'h31       | G393                     | G(N+392)          | G354              | G(2N-79)          |
| 6'h32       | G401                     | G(N+400)          | G370              | G(2N-63)          |
| 6'h33       | G409                     | G(N+408)          | G386              | G(2N-47)          |
| 6'h34       | G417                     | G(N+416)          | G402              | G(2N-31)          |
| 6'h35-6'h3F | Setting inhibited        | Setting inhibited | Setting inhibited | Setting inhibited |

Note: "N" is the number of line decided by NL [5:0] bit.

Make sure that (Gate scan start position + NL = Gate scan end position) does not exceed 432 lines.

## Partial Display Control

**Partial Image 1: Display Position (R500h), RAM Address 1 (Start Line Address) (R501h), RAM Address 1 (End Line Address) (R502h)**

|           | R/W     | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8          | IB7          | IB6          | IB5          | IB4          | IB3          | IB2          | IB1          | IB0          |
|-----------|---------|----|------|------|------|------|------|------|-----|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
| R<br>500h | R/W     | 1  | 0    | 0    | 0    | 0    | 0    | 0    | 0   | PTD<br>P [8] | PTD<br>P [7] | PTD<br>P [6] | PTD<br>P [5] | PTD<br>P [4] | PTD<br>P [3] | PTD<br>P [2] | PTD<br>P [1] | PTD<br>P [0] |
|           | Default |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            |
| R<br>501h | R/W     | 1  | 0    | 0    | 0    | 0    | 0    | 0    | 0   | PTS<br>A [8] | PTS<br>A [7] | PTS<br>A [6] | PTS<br>A [5] | PTS<br>A [4] | PTS<br>A [3] | PTS<br>A [2] | PTS<br>A [1] | PTS<br>A [0] |
|           | Default |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            |
| R<br>502h | R/W     | 1  | 0    | 0    | 0    | 0    | 0    | 0    | 0   | PTE<br>A [8] | PTE<br>A [7] | PTE<br>A [6] | PTE<br>A [5] | PTE<br>A [4] | PTE<br>A [3] | PTE<br>A [2] | PTE<br>A [1] | PTE<br>A [0] |
|           | Default |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            |

**PTDP[8:0]:** Sets the display position of partial image 1.

If PTDP0 = “9’h000”, the partial image 1 is displayed from the first line of the base image.

**PTSA[8:0] and PTEA[8:0]:** Sets the start line and end line addresses of the RAM area, respectively for the partial image 1. In setting, make sure that PTSA ≤ PTEA.


## Pin Control

### Test Register (Software Reset) (R600h)

| R/W           | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0  |
|---------------|----|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|
| R/W           | 1  | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | TRSR |
| Default value |    | 0    | 0    | 0    | 0    | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0    |

**TRSR:** When TRSR = 1, test registers are initialized.

When TRSR = 0, initialization of test registers halts.



**Figure 10**

## NVM Control

## NVM Access Control 1 (R6F0h), NVM Access Control 2 (R6F1h), NVM Access Control 3 (R6F2h)

|           | R/W     | RS | IB15              | IB14              | IB13              | IB12              | IB11              | IB10              | IB9              | IB8              | IB7              | IB6              | IB5              | IB4              | IB3              | IB2              | IB1              | IB0              |
|-----------|---------|----|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| R<br>6F0h | R/W     | 1  | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                | 0                | TE               | CAL<br>B         | EOP<br>[1]       | EOP<br>[0]       | 0                | 0                | 0                | 0                |
|           | Default |    | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                |
| R<br>6F1h | R/W     | 1  | NV<br>DAT<br>[15] | NV<br>DAT<br>[14] | NV<br>DAT<br>[13] | NV<br>DAT<br>[12] | NV<br>DAT<br>[11] | NV<br>DAT<br>[10] | NV<br>DAT<br>[9] | NV<br>DAT<br>[8] | NV<br>DAT<br>[7] | NV<br>DAT<br>[6] | NV<br>DAT<br>[5] | NV<br>DAT<br>[4] | NV<br>DAT<br>[3] | NV<br>DAT<br>[2] | NV<br>DAT<br>[1] | NV<br>DAT<br>[0] |
|           | Default |    | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                |
| R<br>6F2h | R/W     | 1  | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                | 0                | 0                | 0                | 0                | 0                | NV<br>V<br>RF    | 0                | 0                | 0                |
|           | Default |    | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                |

**EOP [1:0]:** Writes data on R280h to NVM or halts the write operation.

Table 55

| EOP[1:0] | NVM control      |
|----------|------------------|
| 2'h0     | Halt             |
| 2'h1     | Write            |
| 2'h2     | Setting disabled |
| 2'h3     | Erase            |

**CALB:** When CALB=1, all data in NVM is read out and written to internal registers. When finished, CALB is set to 0.

**TE:** Enables internal NVM control bit (EOP). Follow the NVM control sequence when setting TE.

**NVDAT[15:0]:** To write data to NVM, write the data on NVDAT (R6F1h) first, and then start write operation using EOP bit.

- NVM data written to NVDAT[14:8] are loaded to R280h VCM [6:0] when power on reset is executed or CALB=1.
- NVM data written to NVDAT[7:0] are loaded to R280h UID [7:0] when power on reset is executed or CALB=1.

See “NVM Control” for details of write operation and required settings.




Figure 11

**NVVRF**: Enables erase verify. This bit is used only in the NVM erase sequence. See “NVM Erase Sequence” for details.

| Major category                        |                   | Middle category                         | Minor category |                                      | Upper Code                                                                                                                |                  |                  |                  |                  |                  |                  |                  | Lower Code       |                  |                  |                  |                  |                  |                  |                  | Note                |                  |               |   |
|---------------------------------------|-------------------|-----------------------------------------|----------------|--------------------------------------|---------------------------------------------------------------------------------------------------------------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|---------------------|------------------|---------------|---|
| Upper Index                           |                   |                                         | Index          | Command                              | IB15                                                                                                                      | IB14             | IB13             | IB12             | IB11             | IB10             | IB9              | IB8              | IB7              | IB6              | IB5              | IB4              | IB3              | IB2              | IB1              | IB0              |                     |                  |               |   |
| —                                     | Index             |                                         | —              | Index                                | 0                                                                                                                         | 0                | 0                | 0                | 0                | ID10             | ID9              | ID8              | ID7              | ID6              | ID5              | ID4              | ID3              | ID2              | ID1              | ID0              | —                   |                  |               |   |
| 0**                                   | Display Control   | 00*<br>Display Control in general       | 000h           | Device Code Read                     | ALMID1[7]<br>(1)                                                                                                          | ALMID1[6]<br>(0) | ALMID1[5]<br>(1) | ALMID1[4]<br>(1) | ALMID1[3]<br>(0) | ALMID1[2]<br>(1) | ALMID1[1]<br>(0) | ALMID1[0]<br>(1) | ALMID0[7]<br>(0) | ALMID0[6]<br>(0) | ALMID0[5]<br>(0) | ALMID0[4]<br>(0) | ALMID0[3]<br>(1) | ALMID0[2]<br>(0) | ALMID0[1]<br>(0) | ALMID0[0]<br>(1) | Device Code "B509h" |                  |               |   |
|                                       |                   |                                         | 001h           | Driver Output Control                | 0                                                                                                                         | 0                | 0                | 0                | 0                | SM<br>(0)        | 0                | SS<br>(0)        | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                   | 0                | —             |   |
|                                       |                   |                                         | 002h           | LCD Drive Waveform Control           | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | BC<br>(0)        | 0                | 0                | 0                | 0                | 0                | 0                | 0                   | 0                | —             |   |
|                                       |                   |                                         | 003h           | Entry Mode                           | TRI<br>(0)                                                                                                                | DFM<br>(0)       | 0                | BGR<br>(0)       | 0                | 0                | 0                | 0                | 0                | 0                | ORG<br>(0)       | 0                | ID[1]<br>(1)     | ID[0]<br>(1)     | AM<br>(0)        | 0                | 0                   | 0                | 0             |   |
|                                       |                   |                                         | 004h           | Setting inhibited                    | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                   | 0                | —             |   |
|                                       |                   |                                         | 005h           | Setting inhibited                    | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                   | 0                | —             |   |
|                                       |                   |                                         | 006h           | Setting inhibited                    | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                   | 0                | —             |   |
|                                       |                   |                                         | 007h           | Display Control 1                    | 0                                                                                                                         | 0                | 0                | PTDE<br>(0)      | 0                | 0                | 0                | 0                | 0                | BASEE<br>(0)     | 0                | 0                | 0                | 0                | 0                | 0                | 0                   | 0                | 0             |   |
|                                       |                   |                                         | 008h           | Display Control 2                    | FP[7]<br>(0)                                                                                                              | FP[6]<br>(0)     | FP[5]<br>(0)     | FP[4]<br>(0)     | FP[3]<br>(1)     | FP[2]<br>(0)     | FP[1]<br>(0)     | FP[0]<br>(0)     | BP[7]<br>(0)     | BP[6]<br>(0)     | BP[5]<br>(0)     | BP[4]<br>(0)     | BP[3]<br>(1)     | BP[2]<br>(0)     | BP[1]<br>(0)     | BP[0]<br>(0)     |                     | —                |               |   |
|                                       |                   |                                         | 009h           | Display Control 3                    | 0                                                                                                                         | 0                | 0                | 0                | PTV<br>(0)       | PTS<br>(0)       | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                   | 0                | —             |   |
|                                       |                   |                                         | 00Ah           | Setting inhibited                    | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                   | 0                | —             |   |
|                                       |                   |                                         | 00Bh           | 8 Color Control                      | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 1                | 1                | 0                | 0                | 0                   | COL<br>(0)       | —             |   |
|                                       |                   |                                         | 00Ch           | External Display Interface Control 1 | 0                                                                                                                         | ENC[2]<br>(0)    | ENC[1]<br>(0)    | ENC[0]<br>(0)    | 0                | 0                | 0                | 0                | RM<br>(0)        | 0                | 0                | DM[1]<br>(0)     | DM[0]<br>(0)     | 0                | 0                | 0                | 0                   | RIM<br>(0)       | —             |   |
|                                       |                   |                                         | 00D–00Eh       | Setting inhibited                    | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                   | 0                | —             |   |
|                                       |                   |                                         | 00Fh           | External Display Interface Control 2 | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | VSPL<br>(0)      | HSPL<br>(0)      | EPL<br>(0)          | DPL<br>(0)       | —             |   |
|                                       |                   | 01*<br>Panel Interface (Internal Clock) | 010h           | Panel Interface Control 1            | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | DIVI[1]<br>(0)   | DIVI[0]<br>(0)   | 0                | 0                | 0                | 0                | RTNI[4]<br>(1)   | RTNI[3]<br>(1)   | RTNI[2]<br>(0)   | RTNI[1]<br>(0)      | RTNI[0]<br>(1)   | —             |   |
|                                       |                   |                                         | 011h           | Panel Interface Control 2            | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | NOWI[2]<br>(0)   | NOWI[1]<br>(0)   | NOWI[0]<br>(1)   | 0                | 0                | 0                | 0                | 0                | SDTI[2]<br>(0)   | SDTI[1]<br>(0)      | SDTI[0]<br>(1)   | —             |   |
|                                       |                   |                                         | 012h           | Panel Interface Control 3            | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | VEQWI[2]<br>(0)  | VEQWI[1]<br>(0)  | VEQWI[0]<br>(0)  | 0                | 0                | 0                | 0                | 0                | SEQWI[2]<br>(0)  | SEQWI[1]<br>(0)     | SEQWI[0]<br>(0)  | —             |   |
|                                       |                   |                                         | 013h           | Panel Interface Control 4            | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | MCPI[2]<br>(0)   | MCPI[1]<br>(0)      | MCPI[0]<br>(1)   | —             |   |
|                                       |                   |                                         | 014h           | Panel Interface Control 5            | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | PCDIVH[2]<br>(1) | PCDIVH[1]<br>(0) | PCDIVH[0]<br>(1) | 0                | PCDIVL[2]<br>(1) | PCDIVL[1]<br>(0)    | PCDIVL[0]<br>(1) | —             |   |
|                                       |                   |                                         | 014–01Fh       | Setting inhibited                    | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                   | 0                | —             |   |
|                                       |                   | 02*<br>Panel Interface (External Clock) | 020h           | Panel Interface Control 6            | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | DIVE[1]<br>(0)   | DIVE[0]<br>(0)   | 0                | 0                | 0                | 0                | RTNE[4]<br>(1)   | RTNE[3]<br>(1)   | RTNE[2]<br>(0)   | RTNE[1]<br>(0)      | RTNE[0]<br>(1)   | —             |   |
|                                       |                   |                                         | 021h           | Panel Interface Control 7            | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | NOWE[2]<br>(0)   | NOWE[1]<br>(0)   | NOWE[0]<br>(1)   | 0                | 0                | 0                | 0                | 0                | SDTE[2]<br>(0)   | SDTE[1]<br>(0)      | SDTE[0]<br>(1)   | —             |   |
|                                       |                   |                                         | 022h           | Panel Interface Control 8            | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | VEQWE[2]<br>(0)  | VEQWE[1]<br>(0)  | VEQWE[0]<br>(0)  | 0                | 0                | 0                | 0                | 0                | SEQWE[2]<br>(0)  | SEQWE[1]<br>(0)     | SEQWE[0]<br>(0)  | —             |   |
|                                       |                   |                                         | 023h           | Panel Interface Control 9            | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | MCPE[2]<br>(0)   | MCPE[1]<br>(0)      | MCPE[0]<br>(1)   | —             |   |
|                                       |                   |                                         | 024h–08Fh      | Setting inhibited                    | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                   | 0                | —             |   |
|                                       |                   |                                         | 090h           | Frame Marker Control                 | FMKM<br>(0)                                                                                                               | FMI[2]<br>(0)    | FMI[1]<br>(0)    | FMI[0]<br>(0)    | 0                | 0                | 0                | 0                | FMP[8]<br>(0)    | FMP[7]<br>(0)    | FMP[6]<br>(0)    | FMP[5]<br>(0)    | FMP[4]<br>(0)    | FMP[3]<br>(0)    | FMP[2]<br>(0)    | FMP[1]<br>(0)    | FMP[0]<br>(0)       |                  | —             |   |
|                                       |                   | 09*<br>Frame Marker Control             | 091–0FFh       | Setting inhibited                    | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                   | 0                | —             |   |
|                                       |                   |                                         |                |                                      |                                                                                                                           |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                     |                  |               |   |
|                                       |                   | 1**                                     | Power Control  |                                      | 100h                                                                                                                      | Power Control 1  | 0                | 0                | 0                | 0                | 0                | BT[2]<br>(0)     | BT[1]<br>(1)     | BT[0]<br>(1)     | 0                | 0                | AP[1]<br>(1)     | AP[0]<br>(1)     | 0                | DSTB<br>(0)      | 0                   | 0                | —             |   |
| 101h                                  | Power Control 2   |                                         |                |                                      | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | DCI[2]<br>(0)    | DCI[1]<br>(1)    | DCI[0]<br>(0)    | 0                | DCO[2]<br>(1)    | DCO[1]<br>(0)    | DCO[0]<br>(0)    | 0                | VC[2]<br>(1)     | VC[1]<br>(1)        | VC[0]<br>(1)     | —             |   |
| 102h                                  | Power Control 3   |                                         |                |                                      | VRH[4]<br>(0)                                                                                                             | VRH[3]<br>(0)    | VRH[2]<br>(0)    | VRH[1]<br>(0)    | VRH[0]<br>(0)    | 0                | 0                | 0                | VCMR<br>(1)      | 1                | 0                | 0                | PSON<br>(0)      | PON<br>(0)       | 0                | 0                | 0                   | 0                | —             |   |
| 103h                                  | Power Control 4   |                                         |                |                                      | 0                                                                                                                         | 0                | 0                | VDV[4]<br>(0)    | VDV[3]<br>(0)    | VDV[2]<br>(0)    | VDV[1]<br>(0)    | VDV[0]<br>(0)    | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                   | 0                | —             |   |
| 104–1FFh                              | Setting inhibited |                                         |                |                                      | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                   | 0                | —             |   |
| 2**                                   | RAM Access        | 20*<br>RAM Read/Write                   | 200h           | RAM Address Set (Horizontal Address) | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | AD[7]<br>(0)     | AD[6]<br>(0)     | AD[5]<br>(0)     | AD[4]<br>(0)     | AD[3]<br>(0)     | AD[2]<br>(0)     | AD[1]<br>(0)     | AD[0]<br>(0)     | —                   |                  |               |   |
|                                       |                   |                                         | 201h           | RAM Address Set (Vertical Address)   | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | AD[16]<br>(0)    | AD[15]<br>(0)    | AD[14]<br>(0)    | AD[13]<br>(0)    | AD[12]<br>(0)    | AD[11]<br>(0)    | AD[10]<br>(0)    | AD[9]<br>(0)     | AD[8]<br>(0)        | —                |               |   |
|                                       |                   |                                         | 202h           | GRAM Data Write / GRAM Data Read     | RAM write data WD[17:0] / RAM read data RD [17:0] is transferred via different data bus in different interface operation. |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  | —                   |                  |               |   |
|                                       |                   | 21*<br>Window Address                   | 203–20Fh       | Setting inhibited                    | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                   | —                |               |   |
|                                       |                   |                                         | 210h           | Window Horizontal RAM Address Start  | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | HSA[7]<br>(0)    | HSA[6]<br>(0)    | HSA[5]<br>(0)    | HSA[4]<br>(0)    | HSA[3]<br>(0)    | HSA[2]<br>(0)    | HSA[1]<br>(0)       | HSA[0]<br>(0)    | —             |   |
|                                       |                   |                                         | 211h           | Window Horizontal RAM Address End    | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | HEA[7]<br>(1)    | HEA[6]<br>(1)    | HEA[5]<br>(1)    | HEA[4]<br>(0)    | HEA[3]<br>(1)    | HEA[2]<br>(1)    | HEA[1]<br>(1)       | HEA[0]<br>(0)    | —             |   |
|                                       |                   |                                         | 212h           | Window Vertical RAM Address Start    | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | VSA[8]<br>(0)    | VSA[7]<br>(0)    | VSA[6]<br>(0)    | VSA[5]<br>(0)    | VSA[4]<br>(0)    | VSA[3]<br>(0)    | VSA[2]<br>(0)       | VSA[1]<br>(0)    | VSA[0]<br>(0) | — |
|                                       |                   |                                         | 213h           | Window Vertical RAM Address End      | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | VEA[8]<br>(1)    | VEA[7]<br>(1)    | VEA[6]<br>(0)    | VEA[5]<br>(1)    | VEA[4]<br>(0)    | VEA[3]<br>(1)    | VEA[2]<br>(1)       | VEA[1]<br>(1)    | VEA[0]<br>(1) | — |
|                                       |                   |                                         | 214–27Fh       | Setting inhibited                    |                                                                                                                           |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                     |                  | —             |   |
| 28*<br>NVM Data Read / NVM Data Write | 280h              | NVM Data Read / NVM Data Write          | 1              | VCM[6]<br>(1)                        | VCM[5]<br>(1)                                                                                                             | VCM[4]<br>(1)    | VCM[3]<br>(1)    | VCM[2]<br>(1)    | VCM[1]<br>(1)    | VCM[0]<br>(1)    | UID[7]<br>(1)    | UID[6]<br>(1)    | UID[5]<br>(1)    | UID[4]<br>(1)    | UID[3]<br>(1)    | UID[2]<br>(1)    | UID[1]<br>(1)    | UID[0]<br>(1)    |                  | —                |                     |                  |               |   |
|                                       | 281–2FFh          | Setting inhibited                       | 0              | 0                                    | 0                                                                                                                         | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                | —                   |                  |               |   |
| 3**                                   | Gamma Control     | 30*<br>Gamma Control                    | 300h           | Gamma Control (1)                    | 0                                                                                                                         | 0                | 0                | PROP01[4]<br>(0) | PROP01[3]<br>(0) | PROP01[2]<br>(0) | PROP01[1]<br>(0) | PROP01[0]<br>(0) | 0                | 0                | 0                | PROP00[4]<br>(0) | PROP00[3]<br>(0) | PROP00[2]<br>(0) | PROP00[1]<br>(0) | PROP00[0]<br>(0) | —                   |                  |               |   |
|                                       |                   |                                         | 301h           | Gamma Control (2)                    | PROP04[3]<br>(0)                                                                                                          | PROP04[2]<br>(0) | PROP04[1]<br>(0) | PROP04[0]<br>(0) | PROP03[3]<br>(0) | PROP03[2]<br>(0) | PROP03[1]<br>(0) | PROP03[0]<br>(0) | 0                | 0                | 0                | PROP02[4]<br>(0) | PROP02[3]<br>(0) | PROP02[2]<br>(0) | PROP02[1]<br>(0) | PROP02[0]<br>(0) | —                   |                  |               |   |
|                                       |                   |                                         | 302h           | Gamma Control (3)                    | 0                                                                                                                         | 0                | 0                | PROP06[4]<br>(0) | PROP06[3]<br>(0) | PROP06[2]<br>(0) | PROP06[1]<br>(0) | PROP06[0]<br>(0) | 0                | 0                | 0                | 0                | PROP05[4]<br>(0) | PROP05[3]<br>(0) | PROP05[2]<br>(0) | PROP05[1]<br>(0) | PROP05[0]<br>(0)    | —                |               |   |
|                                       |                   |                                         | 303h           | Gamma Control (4)                    | 0                                                                                                                         | 0                | 0                | PROP08[4]<br>(0) | PROP08[3]<br>(0) | PROP08[2]<br>(0) | PROP08[1]<br>(0) | PROP08[0]<br>(0) | 0                | 0                | 0                | PROP07[4]<br>(0) | PROP07[3]<br>(0) | PROP07[2]<br>(0) | PROP07[1]<br>(0) | PROP07[0]<br>(0) | —                   |                  |               |   |
|                                       |                   |                                         | 304h           | Gamma Control (5)                    | 0                                                                                                                         | 0                | PIOP3[1]<br>(0)  | PIOP3[0]<br>(0)  | 0                | 0                | PIOP2[1]<br>(0)  | PIOP2[0]<br>(0)  | 0                | 0                | PIOP1[1]<br>(0)  | PIOP1[0]<br>(0)  | 0                | 0                | PIOP0[1]<br>(0)  | PIOP0[0]<br>(0)  | —                   |                  |               |   |
|                                       |                   |                                         | 305h           | Gamma Control (6)                    | 0                                                                                                                         | 0                | 0                | PRON01[4]<br>(0) | PRON01[3]<br>(0) | PRON01[2]<br>(0) | PRON01[1]<br>(0) | PRON01[0]<br>(0) | 0                | 0                | 0                | PRON00[4]<br>(0) | PRON00[3]<br>(0) | PRON00[2]<br>(0) | PRON00[1]<br>(0) | PRON00[0]<br>(0) | —                   |                  |               |   |
|                                       |                   |                                         | 306h           | Gamma Control (7)                    | PRON04[3]<br>(0)                                                                                                          | PRON04[2]<br>(0) | PRON04[1]<br>(0) | PRON04[0]<br>(0) | PRON03[3]<br>(0) | PRON03[2]<br>(0) | PRON03[1]<br>(0) | PRON03[0]<br>(0) | 0                | 0                | 0                | PRON02[4]<br>(0) | PRON02[3]<br>(0) | PRON02[2]<br>(0) | PRON02[1]<br>(0) | PRON02[0]<br>(0) | —                   |                  |               |   |
|                                       |                   |                                         | 307h           | Gamma Control (8)                    | 0                                                                                                                         | 0                | 0                | PRON06[4]<br>(0) | PRON06[3]<br>(0) | PRON06[2]<br>(0) | PRON06[1]<br>(0) | PRON06[0]<br>(0) | 0                | 0                | 0                | 0                | PRON05[4]<br>(0) | PRON05[3]<br>(0) | PRON05[2]<br>(0) | PRON05[1]<br>(0) | PRON05[0]<br>(0)    | —                |               |   |
|                                       |                   |                                         | 308h           | Gamma Control (9)                    | 0                                                                                                                         | 0                | 0                | PRON08[4]<br>(0) | PRON08[3]<br>(0) | PRON08[2]<br>(0) | PRON08[1]<br>(0) | PRON08[0]<br>(0) | 0                | 0                | 0                | PRON07[4]<br>(0) | PRON07[3]<br>(0) | PRON07[2]<br>(0) | PRON07[          |                  |                     |                  |               |   |

## Reset Function

The R61509V is initialized by the RESETX input. During reset period, the R61509V is in a busy state and instruction from the microcomputer and GRAM access are not accepted. The R61509V's internal power supply circuit unit is initialized also by the RESETX input. The RESET period must be secured for at least 1ms. In case of power-on reset, wait until the RC oscillation frequency stabilizes (for 1 ms). During this period, GRAM access and initial instruction setting are prohibited.

### 1. Initial state of instruction bits (default)

See the instruction list. The default value is shown in the parenthesis of each instruction bit cell.

### 2. RAM Data initialization

The RAM data is not automatically initialized by the RESETX input. It must be initialized by software in display-off period (D1-0 = "00").

### 3. Output pin initial state \* see Note

|     |                    |                                                                                                                        |
|-----|--------------------|------------------------------------------------------------------------------------------------------------------------|
| 1.  | LCD driver S1~S720 | : GND                                                                                                                  |
|     | G1~G432            | : VGL (= GND)                                                                                                          |
| 2.  | VCOM               | : Halt (GND output)                                                                                                    |
| 3.  | VCOMH              | : VCI                                                                                                                  |
| 4.  | VCOML              | : Halt (GND output)                                                                                                    |
| 5.  | VREG1OUT           | : VGS                                                                                                                  |
| 6.  | VCIOUT             | : Hi-z                                                                                                                 |
| 7.  | DDVDH              | : VCI                                                                                                                  |
| 8.  | VGH                | : DDVDH (VCI clamp)                                                                                                    |
| 9.  | VGL                | : GND                                                                                                                  |
| 10. | VCL                | : GND                                                                                                                  |
| 11. | FMARK              | : Halt (GND output )                                                                                                   |
| 12. | Oscillator         | : Oscillate                                                                                                            |
| 13. | SDO                | : High level (IOVCC1) when IM2-0 = "10*" (serial interface)<br>: Hi-z when IM2-0 ≠ "10*" (other than serial interface) |

### 4. Initial state of input/output pins\* see Note

|     |      |                 |
|-----|------|-----------------|
| 1.  | C11P | : Hi-z          |
| 2.  | C11M | : Hi-z          |
| 3.  | C12P | : Hi-z          |
| 4.  | C12M | : Hi-z          |
| 5.  | C13P | : VCI1 (= Hi-z) |
| 6.  | C13M | : GND           |
| 7.  | C21P | : DDVDH (= VCI) |
| 8.  | C21M | : GND           |
| 9.  | C22P | : DDVDH (= VCI) |
| 10. | C22M | : GND           |
| 11. | VDD  | : VDD           |

Note: The above-mentioned initial states of output and input pins are those of when the R61509V's power supply circuit is connected as in Connection Example.

- 5 When a RESETX input is entered into the R61509V while it is in shutdown mode, the R61509V starts up the inside logic regulator and makes a transition to the initial state. During this period, the state of the interface pins may become unstable. For this reason, do not enter a RESETX input in shutdown mode.
- 6 When transferring instruction in either two or three transfers via 8-/9-/16-bit interface, make sure to execute data transfer synchronization after reset operation.

## Basic Mode Operation of the R61509V

The basic operation modes of the R61509V are shown in the following diagram. When making a transition from one mode to another, refer to instruction setting sequence.




Figure 12

## Interface and Data Format

The R61509V supports system interface for making instruction and other settings, and external display interface for displaying a moving picture. The R61509V can select the optimum interface for the display (moving or still picture) in order to transfer data efficiently.

As external display interface, the R61509V supports RGB interface and VSYNC interface, which enables data rewrite operation without flickering the moving picture on display.

In RGB interface operation, the display operation is executed in synchronization with synchronous signals VSYNCX, HSYNCX, and DOTCLK. In synchronization with these signals, the R61509V writes display data according to data enable signal (ENABLE) via RGB data signal bus (DB17-0). The display data is stored in the R61509V's GRAM so that data is transferred only when rewriting the frames of moving picture and the data transfer required for moving picture display can be minimized. The window address function specifies the RAM area to write data for moving picture display, which enables displaying a moving picture and RAM data in other than the moving picture area simultaneously. To access the R61509V's internal RAM in high speed with low power consumption, use high-speed write function (HWM = 1) in RGB or VSYNC interface operation.

In VSYNC interface operation, the internal display operation is synchronized with the frame synchronization signal (VSYNCX). The VSYNC interface enables a moving picture display via system interface by writing the data to the GRAM at faster than the minimum calculated speed in synchronization with the falling edge of VSYNCX. In this case, there are restrictions in setting the frequency and the method to write data to the internal RAM.

The R61509V operates in either one of the following four modes according to the state of the display. The operation mode is set in the external display interface control register (R0Ch). When switching from one mode to another, make sure to follow the relevant sequence in setting instruction bits.

**Table 56 Operation Modes**

| Operation Mode                                                                      | RAM Access Setting (RM)      | Display Operation Mode (DM)              |
|-------------------------------------------------------------------------------------|------------------------------|------------------------------------------|
| Internal clock operation<br>(displaying still pictures)                             | System interface<br>(RM = 0) | Internal clock operation<br>(DM1-0 = 00) |
| RGB interface (1)<br>(displaying moving pictures)                                   | RGB interface<br>(RM = 1)    | RGB interface<br>(DM1-0 = 01)            |
| RGB interface (2)<br>(rewriting still pictures while<br>displaying moving pictures) | System interface<br>(RM = 0) | RGB interface<br>(DM1-0 = 01)            |
| VSYNC interface<br>(displaying moving pictures)                                     | System interface<br>(RM = 0) | VSYNC interface<br>(DM1-0 = 10)          |

- Notes:
1. Instructions are set only via system interface.
  2. When RGB interface is used, instructions should be transferred via clock synchronous serial interface.
  3. RGB and VSYNC interfaces cannot be used simultaneously.
  4. Do not make changes to the RGB interface operation setting (RIM1-0) while RGB interface is in operation.
  5. See the "External Display Interface" section for the sequences when switching from one mode to another.




Figure 13

### Internal clock operation

The display operation is synchronized with signals generated from internal oscillator's clock (OSC) in this mode. All input via external display interface is disabled in this operation. The internal RAM can be accessed only via system interface.

### RGB interface operation (1)

The display operation is synchronized with frame synchronous signal (VSYNCX), line synchronous signal (HSYNCX), and dot clock signal (DOTCLK) in RGB interface operation. These signals must be supplied during the display operation via RGB interface.

The R61509V transfers display data in units of pixels via DB17-0 pins. The display data is stored in the internal RAM. The combined use of window address function can minimize the total number of data transfer for moving picture display by transferring only the data to be written in the moving picture RAM area when it is written and enables the R61509V to display a moving picture and the data in other than the moving picture RAM area simultaneously.

The front porch (FP), back porch (BP), and the display (NL) periods are automatically calculated inside the R61509V by counting the number of clocks of line synchronous signal (HSYNCX) from the falling edge of the frame synchronous signal (VSYNCX). Make sure to transfer pixel data via DB17-0 pins in accordance with the setting of these periods.

**RGB interface operation (2)**

This mode enables the R61509V to rewrite RAM data via system interface while using RGB interface for display operation. To rewrite RAM data via system interface, make sure that display data is not transferred via RGB interface (ENABLE = high). To return to the RGB interface operation, change the ENABLE setting first. Then set an address in the RAM address set register and R22h in the index register.

**VSYNC interface operation**

The internal display operation is synchronized with the frame synchronous signal (VSYNCX) in this mode. This mode enables the R61509V to display a moving picture via system interface by writing data in the internal RAM at faster than the calculated minimum speed via system interface from the falling edge of frame synchronous (VSYNCX). In this case, there are restrictions in speed and method of writing RAM data. For details, see the “VSYNC Interface” section.

As external input, only VSYNCX signal input is valid in this mode. Other input via external display interface becomes disabled.

The front porch (FP), back porch (BP), and the display (NL) periods are automatically calculated from the frame synchronous signal (VSYNCX) inside the R61509V according to the instruction settings for these periods.

**FMARK interface operation**

In the FMARK interface operation, data is written to internal RAM via system interface synchronizing with the frame mark signal (FMARK), realizing tearing-less moving picture while using conventional system interface. In this case, there are restrictions in speed and method of writing RAM data. See “FMARK interface” for detail.

## System Interface

The following are the kinds of system interfaces available with the R61509V. The interface operation is selected by setting the IM2/1/0 pins. The system interface is used for instruction setting and RAM access.

**Table 57 IM Bit Settings and System Interface**

| IM2 | IM1 | IM0 | Interfacing Mode with Host Processor | DB Pins        | Colors                |
|-----|-----|-----|--------------------------------------|----------------|-----------------------|
| 0   | 0   | 0   | 80-system 18-bit interface           | DB17-0         | 262,144               |
| 0   | 0   | 1   | 80-system 9-bit interface            | DB17-9         | 262,144               |
| 0   | 1   | 0   | 80-system 16-bit interface           | DB17-10, DB8-1 | 262,144<br>*see Note1 |
| 0   | 1   | 1   | 80-system 8-bit interface            | DB17-10        | 262,144<br>*see Note2 |
| 1   | 0   | *   | Clock synchronous serial interface   | -              | 65,536                |
| 1   | 1   | 0   | Setting inhibited                    | -              | -                     |
| 1   | 1   | 1   | Setting inhibited                    | -              | -                     |

Notes: 1. 65,536 colors in 16-bit single transfer mode.  
 2. 262,144 colors is 8-bit 3-transfer mode. 65,536 colors in 8-bit 2-transfer mode.

## 80-System 18-bit Bus Interface




Figure 14 18-bit Interface




Figure 15 18-bit Interface Data Format (Instruction Write / Device Code Read / Instruction Read)




Figure 16 18-bit Interface Data Format (RAM Data Write / RAM Data Read)

## 80-System 16-bit Bus Interface




Figure 17 16-bit Interface




Figure 18 16-bit Interface Data Format (Instruction Write / Device Code Read / Instruction Read)



Figure 19 16-bit Interface Data Format (RAM Data Write)





Figure 20 16-bit Interface Data Format (RAM Data Read)

### Data Transfer Synchronization in 16-bit Bus Interface Operation

The R61509V supports data transfer synchronization function to reset the counters for upper 16-/2-bit and lower 2-/16-bit transfers in 16-bit 2-transfer mode. When a mismatch occurs in upper and lower data transfers due to noise and so on, the 000H instruction is written four times consecutively to reset the upper and lower counters in order to restart the data transfer from upper 2/16 bits. The data transfer synchronization, when executed periodically, can help the display system recover from runaway.

Make sure to execute data transfer synchronization after reset operation before transferring instruction.



**Figure 21 16-bit Data Transfer Synchronization**

### 80-System 9-bit Bus Interface

When transferring 16-bit instruction, it is divided into upper and lower 8 bits, and the upper 8 bits are transferred first (the LSB is not used). The RAM write data is also divided into upper and lower 9 bits, and the upper 9 bits are transferred first. The unused DB pins must be fixed at either IOVCC or IOGND level. When transferring the index register setting, make sure to write upper byte (8 bits).




Figure 22 9-bit Interface





Figure 23 9-bit Interface Data Format (Instruction Write / Device Code Read / Instruction Read)




**Figure 24 9-bit Interface Data Format (RAM Data Write/ RAM Data Read)**

### Data Transfer Synchronization in 9-bit Bus Interface Operation

The R61509V supports data transfer synchronization function to reset the counters for upper and lower 9-bit transfers in 9-bit bus transfer mode. When a mismatch occurs in upper and lower data transfers due to noise and so on, the 00H instruction is written four times consecutively to reset the upper and lower counters in order to restart the data transfer from upper 9 bits. The data transfer synchronization, when executed periodically, can help the display system recover from runaway.

Make sure to execute data transfer synchronization after reset operation before transferring instruction.



**Figure 25 9-bit Data Transfer Synchronization**

### 80-System 8-bit Bus Interface

When transferring 16-bit instruction, it is divided into upper and lower 8 bits, and the upper 8 bits are transferred first. The RAM write data is also divided into upper and lower 8 bits, and the upper 8 bits are transferred first. The RAM write data is expanded into 18 bits internally as shown below. The unused DB pins must be fixed at either IOVCC1 or GND level. When transferring the index register setting, make sure to write upper byte (8 bits).




Figure 26 8-bit Interface




Figure 27 8-bit Interface Data Format (Instruction Write / Device Code Read / Instruction Read)

Note: RAM data cannot be read in the 3-transfer mode.




Figure 28 8-bit Interface Data Format (RAM Data Write)





Figure 29 8-bit Interface Data Format (RAM Data Read)

### Data Transfer Synchronization in 8-bit Bus Interface operation

The R61509V supports data transfer synchronization function to reset the counters for upper and lower 8-bit transfers in 8-bit bus transfer mode. When a mismatch occurs in upper and lower data transfers due to noise and so on, the 00H instruction is written four times consecutively to reset the upper and lower counters in order to restart the data transfer from upper 8 bits. The data transfer synchronization, when executed periodically, can help the display system recover from runaway.

Make sure to execute data transfer synchronization after reset operation before transferring instruction.



**Figure 30 8-bit Data Transfer Synchronization**

## Serial Interface

The serial interface is selected by setting the IM2/1 pins to the IOVCC/GND levels, respectively. The data is transferred via chip select line (CS), serial transfer clock line (SCL), serial data input line (SDI), and serial data output line (SDO). In serial interface operation, the IM0\_ID pin functions as the ID pin, and the DB17-0 pins, not used in this mode, must be fixed at either IOVCC or GND level.

The R61509V recognizes the start of data transfer on the falling edge of CSX input and starts transferring the start byte. It recognizes the end of data transfer on the rising edge of CSX input. The R61509V is selected when the 6-bit chip address in the start byte transferred from the transmission unit and the 6-bit device identification code assigned to the R61509V are compared and both 6-bit data match. Then, the R61509V starts taking in subsequent data. The least significant bit of the device identification code is determined by setting the ID pin. Send "01110" to the five upper bits of the device identification code. Two different chip addresses must be assigned to the R61509V because the seventh bit of the start byte is register select bit (RS). When RS = 0, index register write operation is executed. When RS = 1, either instruction write operation or RAM read/write operation is executed. The eighth bit of the start byte is R/W bit, which selects either read or write operation. The R61509V receives data when the R/W = 0, and transfers data when the R/W = 1.

When writing data to the GRAM via serial interface, the data is written to the GRAM after it is transferred in two bytes. The R61509V writes data to the GRAM in units of 18 bits by adding the same bits as the MSBs to the LSB of R and B dot data.

After receiving the start byte, the R61509V starts transferring or receiving data in units of bytes. The R61509V transfers data from the MSB. The R61509V's instruction consists of 16 bits and it is executed inside the R61509V after it is transferred in two bytes (16 bits: DB15-0) from the MSB. The R61509V expands RAM write data into 18 bits when writing them to the internal GRAM. The first byte received by the R61509V following the start byte is recognized as the upper eight bits of instruction and the second byte is recognized as the lower 8 bits of instruction.

When reading data from the GRAM, valid data is not transferred to the data bus until first five bytes of data are read from the GRAM following the start byte. The R61509V sends valid data to the data bus when it reads the sixth and subsequent byte data.

**Table 58 Start Byte Format**

| Transferred Bits  | S              | 1              | 2 | 3 | 4 | 5 | 6  | 7  | 8   |
|-------------------|----------------|----------------|---|---|---|---|----|----|-----|
| Start byte format | Transfer start | Device ID code |   |   |   |   | ID | RS | R/W |
|                   |                | 0              | 1 | 1 | 1 | 0 |    |    |     |

Note: The ID bit is determined by setting the IM0\_ID pin.

**Table 59 Functions of RS, R/W Bits**

| RS | R/W | Function                      |
|----|-----|-------------------------------|
| 0  | 0   | Set index register            |
| 0  | 1   | Setting inhibited             |
| 1  | 0   | Write instruction or RAM data |
| 1  | 1   | Read instruction or RAM data  |




Figure 31 Serial Interface Data Format





Figure 32 Data Transfer in Serial Interface

## VSYNC Interface


The R61509V supports VSYNC interface, which enables displaying a moving picture via system interface by synchronizing the display operation with the VSYNCX signal. VSYNC interface can realize moving picture display with minimum modification to the conventional system operation.



**Figure 33 VSYNC Interface**

The VSYNC interface is selected by setting DM1-0 = 10 and RM = 0. In VSYNC interface operation, the internal display operation is synchronized with the VSYNCX signal. By writing data to the internal RAM at faster than the calculated minimum speed (internal display operation speed + margin), it becomes possible to rewrite the moving picture data without flickering the display and display a moving picture via system interface.

The display operation is performed in synchronization with the internal clock signal generated from the internal oscillator and the VSYNCX signal. The display data is written in the internal RAM so that the R61509V rewrites the data only within the moving picture area and minimize the number of data transfer required for moving picture display.



**Figure 34 Moving Picture Data Transfers via VSYNC Interface**

The VSYNC interface has the minimum for RAM data write speed and internal clock frequency, which must be more than the values calculated from the following formulas, respectively.

$$\begin{aligned} \text{Internal clock frequency (fosc) [Hz]} \\ = \text{FrameFrequency} \times (\text{DisplayLines (NL)} + \text{FrontPorch (FP)} + \text{BackPorch (BP)}) \times 23(\text{clocks}) \times \text{variance} \end{aligned}$$

$$\text{RAMWriteSpeed(min.) [Hz]} > \frac{240 \times \text{DisplayLines (NL)}}{(\text{BackPorch (BP)} + \text{DisplayLines (NL)} - \text{margins}) \times 23(\text{clocks}) \times \frac{1}{fosc}}$$

Note: When RAM write operation is not started right after the falling edge of VSYNCSX, the time from the falling edge of VSYNCSX until the start of RAM write operation must also be taken into account.

An example of calculating minimum RAM writing speed and internal clock frequency in VSYNC interface operation is as follows.

#### [Example]

|                            |                                             |
|----------------------------|---------------------------------------------|
| Panel size                 | 240 RGB × 432 lines (NL = 6'h35: 432 lines) |
| Total number of lines (NL) | 432 lines                                   |
| Back/front porch           | 14/2 lines (BP = 4'h'E, FP = 4'h'2)         |
| Frame frequency            | 60 Hz                                       |
| Internal clock frequency   | 678 kHz                                     |

$$\begin{aligned} \text{Internal clock frequency (fosc) [Hz]} \\ = 678 \text{ kHz} \times 1.07 / 1.0 = 726 \text{ kHz} \end{aligned}$$

- Notes: 1. When setting the internal clock frequency, possible causes of fluctuation must also be taken into consideration. In this example, the internal clock frequency allows for a margin of ±7% for variances and guarantee that display operation is completed within one VSYNCSX cycle.
2. This example includes variances attributed to LSI fabrication process and room temperature. Other possible causes of variances, such as differences in voltage change are not considered in this example. It is necessary to include a margin for these factors.

$$\begin{aligned} \text{Minimum speed for RAM writing [Hz]} \\ > 240 \times 432 / \{((14 + 432 - 2) \text{ lines} \times 23 \text{ clocks}) \times 1/726 \text{ kHz}\} = 7.4 \text{ MHz} \end{aligned}$$

- Notes: 1. In this example, it is assumed that the R61509V starts writing data in the internal RAM on the falling edge of VSYNCSX.
2. There must be at least a margin of 2 lines between the line to which the R61509V has just written data and the line where display operation on the LCD is performed.

In this example, the RAM write operation at a speed of 7.4 MHz or more, which starts on the falling edge of VSYNCSX, guarantees the completion of data write operation in a certain line address before the R61509V starts the display operation of the data written in that line and can write moving picture data without causing flicker on the display.




Figure 35 Write/Display Operation Timing via VSYNC Interface

## Notes to VSYNC Interface Operation

1. The above example of calculation gives a theoretical value. Possible causes of variances of internal oscillator should be taken into consideration. Make enough margins in setting RAM write speed for VSYNC interface operation.
2. The above example shows the values when writing over the full screen. Extra margin will be created if the moving picture display area is smaller than that.





Figure 36 RAM Write Speed Margins


3. The front porch period continues from the end of one frame period to the next VSYNCX input.
4. The instructions to switch from internal clock operation (DM1-0 = 00) to VSYNC interface operation modes and vice versa are enabled from the next frame period.
5. The partial display and vertical scroll functions are not available in VSYNC interface operation.
6. In VSYNC interface operation, set AM = 0 to transfer display data correctly.



**Figure 37 Sequences to Switch between VSYNC and Internal Clock Operation Modes**

## FMARK Interface


In the FMARK interface operation, data is written to internal RAM via system interface synchronizing with the frame mark signal (FMARK), realizing tearing less video image while using conventional system interface. FMARK output position is set in units of line using FMP bit. Set the bit considering data transfer speed.



**Figure 38 FMARK Interface**

In this operation, moving picture display is enabled via system interface by writing data at higher than the internal display operation frequency to a certain degree, which guarantees rewriting the moving picture RAM area without causing flicker on the display.

The data is written in the internal RAM. Therefore, when moving picture is displayed, data is written only to the moving picture display area without using RGB or VSYNC interface, minimizing number of data transfer required for moving picture display.



**Figure 39 Moving Picture Data Transfers via FMARK Function**

When transferring data in synchronization with FMARK signal, minimum RAM data write speed and internal clock frequency must be taken into consideration. They must be more than the values calculated from the following equations.

$$\begin{aligned} & \text{Internal clock frequency (fosc) [Hz]} \\ & = \text{FrameFrequency} \times (\text{DisplayLines(NL)} + \text{FrontPorch(FP)} + \text{BackPorch(BP)}) \times 23(\text{clocks}) \times \text{variance} \end{aligned}$$

$$\text{RAMWriteSpeed(min.) [Hz]} > \frac{240 \times \text{DisplayLines(NL)}}{(\text{FrontPorch(FP)} + \text{BackPorch(BP)} + \text{DisplayLines(NL)} - \text{margins}) \times 16(\text{clocks}) \times \frac{1}{fosc}}$$

Note: When RAM write operation is not started immediately following the rising edge of FMARK, the time from the rising edge of FMARK until the start of RAM write operation must also be taken into account.

Examples of calculating minimum RAM data write speed and internal clock frequency is as follows.

#### [Example]

|                                |                                                         |
|--------------------------------|---------------------------------------------------------|
| Panel size                     | 240 RGB × 432 lines (NL = 6'h35: 432 lines)             |
| Total number of lines (NL)     | 432 lines                                               |
| Back/front porch               | 14/2 lines (BP = 4'h'E, FP = 4'h2)                      |
| Frame marker position (FMP)    | Display end line: 432 <sup>nd</sup> line (FMP = 9'h1BF) |
| Frame frequency                | 60 Hz                                                   |
| Internal oscillation frequency | 678kHz                                                  |

$$\text{Internal oscillation frequency (fosc) [Hz]} = 678\text{kHz} \times 1.07 / 1.0 = 726 \text{ kHz} \quad (\text{variance is taken into account})$$

Notes: 1. When setting the internal clock frequency, possible causes of fluctuation must also be taken into consideration. In this example, the internal clock frequency allows for a margin of ±7% for variances and guarantee that display operation is completed within one FMARK cycle.

2. This example includes variances attributed to LSI fabrication process and room temperature. Other possible causes of variances, such as differences in external resistors and voltage change are not considered in this example. It is necessary to include a margin for these factors.

#### Minimum speed for RAM writing [Hz]

$$> 240 \times 320 / \{(2+14 + 320 - 2) \text{ lines} \times 16 \text{ clocks}\} \times 1/726 \text{ kHz} = 7.4 \text{ MHz}$$

- Notes: 1. In this example, it is assumed that the R61509V starts writing data in the internal RAM on the rising edge of FMARK.
2. There must be at least a margin of 2 lines between the line to which the R61509V has just written data and the line where display operation on the LCD is performed.
3. The FMARK signal output position is set to the line specified by FMP[8:0] bits.

In this example, RAM write operation at a speed of 7.4MHz or more, when starting on the rising edge of FMARK, guarantees the completion of data write operation in a certain line address before the R61509V

starts the display operation of the data written in that line and can write moving picture data without causing flicker on the display.




Figure 40

Note to display operation synchronous data transfer using FMARK signal

The above example of calculation gives a theoretical value. Possible causes of variances of internal oscillator should be taken into consideration. Make enough margin in setting RAM write speed for this operation.

### FMP bit setting

The microcomputer detects FMARK signal outputted at the position defined by FMP bit. The R61509V outputs an FMARK pulse when the R61509V is driving the line specified by FMP bits. The FMARK signal can be used as a trigger signal to write display data in synchronization with display operation by detecting the address where data is read out for display operation.

The FMARK output interval is set by FMI bits. Set FMI bits in accordance with display data rewrite cycle and data transfer rate.

Table 60

| FMP[8:0]     | FMARK output position  |
|--------------|------------------------|
| 9'h000       | 0                      |
| 9'h001       | 1 <sup>st</sup> line   |
| 9'h002       | 2 <sup>nd</sup> line   |
| :            |                        |
| 9'h1BD       | 445 <sup>th</sup> line |
| 9'h1BE       | 446 <sup>th</sup> line |
| 9'h1BF       | 447 <sup>th</sup> line |
| 9'h1C0 ~ 1FF | Setting disabled       |

Table 61

| FMI[2]        | FMI[1] | FMI[0] | FMARK Output interval |
|---------------|--------|--------|-----------------------|
| 0             | 0      | 0      | One frame period      |
| 0             | 0      | 1      | 2 frame periods       |
| 0             | 1      | 1      | 4 frame periods       |
| 1             | 0      | 1      | 6 frame periods       |
| Other setting |        |        | Setting disabled      |

## FMP Setting Example




Figure 41

## RGB Interface

The R61509V supports the RGB interface. The interface format is set by RM[1:0] bits. The internal RAM is accessible via RGB interface.


**Table 62 RGB interface**

| RIM | RGB Interface        | DB Pin          |
|-----|----------------------|-----------------|
| 0   | 18-bit RGB interface | DB17-0          |
| 1   | 16-bit RGB interface | DB17-13, DB11-1 |

Note: Using multiple interface at a time is prohibited.

## RGB Interface


The display operation via RGB interface is synchronized with VSYNCX, HSYNCX, and DOTCLK. The data can be written only within the specified area with low power consumption by using window address function. In RGB interface operation, front and back porch periods must be made before and after the display period. When RGB interface is used, instructions should be transferred via clock synchronous serial interface. RGB and 80-system bus interfaces cannot be used simultaneously.



**Figure 42 Display Operation via RGB Interface**

### Polarities of VSYNCX, HSYNCX, ENABLE, and DOTCLK Signals

The polarities of VSYNCX, HSYNCX, ENABLE, and DOTCLK signals can be changed by setting the DPL, EPL, HSPL, and VSPL bits, respectively for convenience of system configuration.



**Figure 43**

**Table 63**

| Parameters                 | Symbols | Min. | Typ. | Max. | Step | Unit      |
|----------------------------|---------|------|------|------|------|-----------|
| Horizontal Synchronization | Hsync   | 2    | 10   | 16   | 1    | DOTCLKCYC |
| Horizontal Back Porch      | HBP     | 2    | 20   | 24   | 1    | DOTCLKCYC |
| Horizontal Address         | HAdr    | —    | 240  | —    | 1    | DOTCLKCYC |
| Horizontal Front Porch     | HFP     | 2    | 10   | 16   | 1    | DOTCLKCYC |
| Vertical Synchronization   | Vsync   | 1    | 2    | 4    | 1    | Line      |
| Vertical Back Porch        | VBP     | 1    | 2    | —    | 1    | Line      |
| Vertical Address           | VAdr    | —    | 432  | —    | 1    | Line      |
| Vertical Front Porch       | VFP     | 3    | 4    | —    | 1    | Line      |

Note: The values of typ. are based on the following conditions; the panel resolution is QVGA (240 × 432), the clock frequency is 7.39MHz, and the frame frequency is about 60Hz.)

$V_{sync} + V_{BP} = BP$ .  $V_{FP} = FP$ .  $V_{Adr} = NL$ .

$(\text{Number of clocks per 1H}) \geq (\text{Number of RTN clocks}) \times (1/1 \text{ div.}) \times (PCDIVL + PCDIVH)$

The setting example is shown in the following page.

### Setting Example of Display Control Clock in RGB Interface Operation

#### Register

The display operation via DPI is performed in synchronization with the internal clock (PCLKD) that is generated by dividing PCLK frequency.

PCDIVH[3:0]: When PCLKD is High, the number of clocks is set in unit of 1 clock.

PCDIVL[3:0]: When PCLKD is Low, the number of clocks is set in unit of 1 clock.

PCDIVH and PCDIVL (division ratio setting registers) should be set so that the difference between PCLKD frequency and the internal oscillation clock (678kHz) is minimized.

Set PCDIVL to PCDIVH or PCDIVH - 1.

Make sure (number of PCLK frequency)  $\geq$  (number of RTN clocks) \* (division ratio of DIV) \* (PCDIVH + PCDIVL)

Setting example (frame frequency: 60Hz)

Internal clock: Internal oscillation clock = 678kHz  
 1/1 Div. = (DIVE[2:0] = 2'b0)  
 HFP = 10 clocks  
 FP = 8'h8, BP = 8'h8, NL = 6B (432 lines)  
 $\rightarrow$  59.35Hz

PCLK: Hsync = 10 clocks  
 HBP = 20 clocks  
 HFP = 10 clocks

$60\text{Hz} \times (8+432+8) \text{ lines } (10+20+240+10) \text{ clocks} = 7.53\text{MHz}$   
 PCLK frequency = 7.53MHz

$7.53\text{MHz}/678\text{kHz} = 11.11$  (Set PCDIVH and PCDIVL so that PCLK frequency is divided into 11.)

$7.53/11 = 685\text{kHz}$   
 $685\text{kHz} / 25 \text{ clocks} / 448 \text{ lines} = 61.2\text{Hz}$

PCDIVH = 4'h6

PCDIVL = 4'h5





Figure 44

## RGB Interface Timing

The timing relationship of signals in RGB interface operation is as follows.

### 16-/18-Bit RGB Interface Timing



**Figure 45**

Note: VLW: VSYNCX Low period  
 HLW: HSYNCX Low period  
 DTST: data transfer setup time

### Moving Picture Display via RGB Interface


The R61509V supports RGB interface for moving picture display and incorporates RAM for storing display data, which provides the following advantages in displaying a moving picture.

1. The window address function enables transferring data only within the moving picture area
2. It becomes possible to transfer only the data written over the moving picture area
3. By reducing data transfer, it can contribute to lowering the power consumption of the whole system
4. The data in still picture area (icons etc.) can be written over via system interface while displaying a moving picture via RGB interface

### RAM access via system interface in RGB interface operation

The R61509V allows RAM access via system interface in RGB interface operation. In RGB interface operation, data is written to the internal RAM in synchronization with DOTCLK while ENABLE is "Low". When writing data to the RAM via system interface, set ENABLE "High" to stop writing data via RGB interface. Then set RM = "0" to enable RAM access via system interface. When reverting to the RGB interface operation, wait for the read/write bus cycle time. Then, set RM = "1" and the index register to R22h to start accessing RAM via RGB interface. If there is a conflict between RAM accesses via two interfaces, there is no guarantee that the data is written in the RAM.

The following is an example of rewriting still picture data via system interface while displaying a moving picture via RGB interface.




**Figure 46 Updating the Still Picture Area while Displaying Moving Picture**

### 16-Bit RGB Interface

The 16-bit RGB interface is selected by setting RIM = 1. The display operation is synchronized with VSYNCX, HSYNCX, and DOTCLK signals. The display data is transferred to the internal RAM in synchronization with the display operation via 16-bit ports while data enable signal (ENABLE) allows RAM access via RGB interface.

Instruction bits can be transferred only via system interface.




**Figure 47 Example of 16-Bit RGB Interface and Data Format**

### 18-bit RGB Interface

The 18-bit RGB interface is selected by setting RIM = 0. The display operation is synchronized with VSYNCX, HSYNCX, and DOTCLK signals. The display data is transferred to the internal RAM in synchronization with the display operation via 18-bit ports (DB17-0) while data enable signal (ENABLE) allows RAM access via RGB interface.

Instruction bits can be transferred only via system interface.



**Figure 48 Example of 18-Bit RGB Interface and Data Format**


### Notes to RGB Interface Operation

1. The following functions are not available in RGB interface operation.

**Table 64 Functions Not Available in RGB Interface operation**

| Function        | RGB Interface | Internal Display Operation |
|-----------------|---------------|----------------------------|
| Partial display | Not available | Available                  |
| Scroll function | Not available | Available                  |

2. The VSYNCX, HSYNCX, and DOTCLK signals must be supplied during display period.
3. The reference clock to generate liquid crystal panel controlling signals in RGB interface operation is DOTCLK, not the internal clock generated from the internal oscillator.
4. When switching between the internal operation mode and the external display interface operation mode, follow the sequences below in setting instruction.
5. In RGB interface operation, front porch period continues after the end of frame period until next VSYNCX input is detected.
6. RGB and 80-system bus interfaces cannot be used simultaneously.
7. In RGB interface operation, RAM address AD16-0 is set in the address counter every frame on the falling edge of VSYNCX.



**Figure 49 RGB and Internal Clock Operation Mode Switching Sequences**

## RAM Address and Display Position on the Panel

The R61509V has memory to store display data of 240RGB x 432 lines. The R61509V incorporates a circuit to control partial display, which allows switching driving method between full-screen display mode and partial display mode.

The R61509V makes display arrangement setting and panel driving position control setting separately and specifies RAM area for each image displayed on the panel.

The following is the sequence of setting full-screen and partial display.

1. Set (PTSA, PTEA) to specify the RAM area for each partial image
2. Set the display position of each partial image on the base image by setting PTDP.
3. Set NL to specify the number of lines to drive the liquid crystal panel to display the base image
4. After display ON, set display enable bits (BASEE, PTDE) to display respective images

|                 |                     |
|-----------------|---------------------|
| Normal display  | BASEE = 1, PTDE = 0 |
| Partial display | BASEE = 0, PTDE = 1 |

5. Changes BASEE, PTDE settings when turning on and off the full and partial displays 1/2.

In driving the liquid crystal panel, the clock signal for gate line scan is supplied consecutively via interface in accordance with the number of lines to drive the liquid crystal panel (NL setting).

When switching the display position in horizontal direction, set SS bit when writing RAM data.


**Table 65**

|            | Display ENABLE | Numbers of lines | RAM area   |
|------------|----------------|------------------|------------|
| Base image | BASEE          | NL               | (VSA, VEA) |

Note: The base image is displayed from the first line of the screen.

**Table 66**

|               | Display ENABLE | Display position | RAM area     |
|---------------|----------------|------------------|--------------|
| Partial image | PTDE           | PTDP             | (PTSA, PTEA) |



**Figure 50 RAM Address, Display Position and Drive Position**

### Restrictions in Setting Display Control Instruction

There are restrictions in coordinates setting for display data, display position and partial display.


#### **Screen setting**

In setting the number of lines to drive the liquid crystal panel, make sure that the total number of lines is 432 lines or less ( $NL \leq 432$  lines).

#### **Base image display**

The base image is displayed from the first line of the screen: Base image display start position = 1<sup>st</sup> line

The following figure shows the relationship among the RAM address, display position, and the lines driven for the display.



**Figure 51 Display RAM Address and Panel Display Position**

Note: This figure shows the relationship between RAM line address and the display position on the panel. In the R61509V's internal operation, the data is written in the RAM area specified by the window address setting.

### Instruction Setting Example


The followings are examples of settings for 240(RGB) x 432(lines) panel.

#### 1. Full screen display (no partial display)

The following is an example of settings for full screen display.

**Table 67**

| Base image display instruction |       |
|--------------------------------|-------|
| BASEE                          | 1     |
| NL[5:0]                        | 6'h35 |
|                                |       |
| PTDE                           | 0     |



**Figure 52 Full Screen Display (no Partial)**


## 2. Partial only

The following is an example of settings for displaying partial image 1 only and turning off the base image. The partial image 1 is displayed at the position specified by PTDP0 bit.

**Table 68**

| Base image display instruction |       |
|--------------------------------|-------|
| BASEE                          | 0     |
| NL[5:0]                        | 6'h35 |

| partial image 1 display instruction |        |
|-------------------------------------|--------|
| PTDE                                | 1      |
| PTSA[8:0]                           | 9'h000 |
| PTEA[8:0]                           | 9'h00F |
| PTDP[8:0]                           | 9'h080 |




**Figure 53 Partial Display**

## Window Address Function

The window address function enables writing display data consecutively in a rectangular area (a window address area) made in the internal RAM. The window address area is described by the horizontal address register (start: HSA7-0, end: HEA7-0 bits) and the vertical address register (start: VSA8-0, end: VEA8-0 bits). The AM and ID bits set the transition direction of RAM address (either increment or decrement, horizontal or vertical, respectively). Setting these bits enables the R61509V to write data including image data consecutively without taking the data wrap position into account.

The window address area must be made within the GRAM address map area. Also, the AD16-0 bits (RAM address set register) must be set to an address within the window address area.

|                                     |                                        |
|-------------------------------------|----------------------------------------|
| [Window address area setting range] |                                        |
| (Horizontal direction)              | $8'h00 \leq HSA \leq HEA \leq 8'hEF$   |
| (Vertical direction)                | $9'h000 \leq VSA \leq VEA \leq 9'h1AF$ |
| [RAM Address setting range]         |                                        |
| (RAM address)                       | $HSA \leq AD7-0 \leq HEA$              |
|                                     | $VSA \leq AD16-8 \leq VEA$             |



**Figure 54 Automatic Address Update within a Window Address Area**

## Scan Mode Setting

The R61509V can set the gate pin assignment and the scan direction in the following 4 different ways by setting SM and GS bits to realize various connections between the R61509V and the LCD panel.




Figure 55

## 8-Color Display Mode

The R61509V has a function to display in eight colors. In this display mode, only V0 and V63 are used and power supplies to other grayscales (V1 to V62) are turned off to reduce power consumption.

In 8-color display mode, the  $\gamma$ -adjustment registers R300 to R309 are disabled and the power supplies to V1 to V62 are halted. The R61509V does not require GRAM data rewrite for 8-color display by writing the MSB to the rest in each dot data to display in 8 colors.




Figure 56 8-Color Display Mode

## Frame-Frequency Adjustment Function

The R61509V supports a function to adjust frame frequency. The frame frequency for driving liquid crystal can be adjusted by setting the DIVI, RTNI bits without changing the oscillation frequency.

By changing the DIVI and RTNI settings, the R61509V can operate at high frame frequency when displaying a moving picture, which requires the R61509V to rewrite data in high speed, and it can operate at low frame frequency when displaying a still picture.

### Relationship between Liquid Crystal Drive Duty and Frame Frequency

The following equation represent the relationship between liquid crystal drive duty and frame frequency. The frame frequency can be changed by setting the 1H period adjustment bit (RTNI) and the operation clock frequency division ratio setting bit (DIVI).

*Equation for calculating frame frequency*

$$\text{FrameFrequency} = \frac{f_{osc}}{\text{NumberofClocks / line} \times \text{DivisionRatio} \times (\text{Line} + \text{FP} + \text{BP})} [\text{Hz}]$$

$f_{osc}$ : RC oscillation frequency

Number of clocks per line: RTNI bit

Division ratio: DIVI bit

Line: number of lines to drive the LCD panel (NL bit)

Number of lines for front porch: FP

Number of lines for back porch: BP

### Example of Calculation: when maximum frame frequency = 60 Hz

$f_{osc}$ : 678 kHz

Number of lines: 432 lines

1H period: 25 clock cycles (RTNI [4:0] = "11001")

Division ratio of operating clock: 1/1

Front porch: 2 lines

Back porch: 14 lines

$$f_{FLM} = 678 \text{ (kHz)} / 25 \text{ (clocks)} \times 1/1 \times (432+2+14) \text{ (lines)} \doteq 60.5 \text{ (Hz)}$$

Under the above conditions, the frame frequency can be changed according to the table shown below.


**Table 69 Frame Frequency Setting (NL = 432 lines, BP = 14 lines, FP = 2 lines, fosc = 678 kHz)**

| RTNI[4:0]     | DIVI = 2'h0 | DIVI = 2'h1 |
|---------------|-------------|-------------|
| 5'h00 - 5'h0F | -           | -           |
| 5'h10         | 95 Hz       | 47 Hz       |
| 5'h11         | 89 Hz       | 45 Hz       |
| 5'h12         | 84 Hz       | 42 Hz       |
| 5'h13         | 80 Hz       | 40 Hz       |
| 5'h14         | 76 Hz       | 38 Hz       |
| 5'h15         | 72 Hz       | 36 Hz       |
| 5'h16         | 69 Hz       | 34 Hz       |
| 5'h17         | 66 Hz       | 33 Hz       |
| 5'h18         | 63 Hz       | 32 Hz       |
| 5'h19         | 61 Hz       | 30 Hz       |
| 5'h1A         | 58 Hz       | 29 Hz       |
| 5'h1B         | 56 Hz       | 28 Hz       |
| 5'h1C         | 54 Hz       | 27 Hz       |
| 5'h1D         | 52 Hz       | 26 Hz       |
| 5'h1E         | 50 Hz       | 25 Hz       |
| 5'h1F         | 49 Hz       | 24 Hz       |

## Partial Display Function

The partial display function allows the R61509V to drive lines selectively to display partial images by setting partial display control registers. The lines not used for displaying partial images are driven at non-lit display level to reduce power consumption.

The power efficiency can be enhanced in combination with 8-color display mode. Check the display quality when using low power consumption functions.



**Figure 57 Partial Display**

Note: See the RAM Address and Display Position on the Panel for details on the relationship between the display positions of partial images and respective RAM area setting.

## Liquid Crystal Panel Interface Timing

The relationships between RGB interface signals and liquid crystal panel control signals in internal operation and RGB interface operations are as follows.

### Internal Clock Operation




Figure 58

## RGB Interface Operation




Figure 59

## $\gamma$ Correction Function

### $\gamma$ Correction Function

The R61509V supports  $\gamma$ -correction function to make the optimal colors according to the characteristics of the panel. The R61509V has registers for positive and negative polarities.

### $\gamma$ Correction Circuit

The following figure shows the  $\gamma$ -correction circuit. According to the settings of variable resistors R0 to R8, the voltage level, the difference between VREG1OUT and VGS, is evenly divided into 8 grayscale reference voltages (V0, V1, V8, V20, V43, V55, V62, and V63). Other 56-grayscale voltages are generated by setting the level at a certain interval between the reference voltages. For grayscale voltage, see “Grayscale Voltage Calculation Formula”.




Figure 60

### $\gamma$ Correction Registers

The  $\gamma$ -correction registers include 42 bits for each of R, G, and B dots and 8-bit interpolation adjustment registers.

### Reference level adjustment registers

**Table 70 Reference level adjustment registers**

| Resistor | Gamma Control     |                   |
|----------|-------------------|-------------------|
|          | Positive polarity | Negative polarity |
| R0       | PR0P00[4:0]       | PR0N00[4:0]       |
| R1       | PR0P01[4:0]       | PR0N01[4:0]       |
| R2       | PR0P02[4:0]       | PR0N02[4:0]       |
| R3       | PR0P03[3:0]       | PR0N03[3:0]       |
| R4       | PR0P04[3:0]       | PR0N04[3:0]       |
| R5       | PR0P05[3:0]       | PR0N05[3:0]       |
| R6       | PR0P06[4:0]       | PR0N06[4:0]       |
| R7       | PR0P07[4:0]       | PR0N07[4:0]       |
| R8       | PR0P08[4:0]       | PR0N08[4:0]       |

Table 71 Reference Level Adjustment Registers and Resistors

| Resistor | Register    |       | Resistance | Resistor | Register    |       | Resistance |
|----------|-------------|-------|------------|----------|-------------|-------|------------|
|          | Name        | Value |            |          | Name        | Value |            |
| R0       | PR0*00[4:0] | 5'h00 | 0R         | R5       | PR0*05[3:0] | 4'h0  | 4R         |
|          |             | 5'h01 | 1R         |          |             | 4'h1  | 5R         |
|          |             | 5'h02 | 2R         |          |             | 4'h2  | 6R         |
|          |             | ⋮     | ⋮          |          |             | ⋮     | ⋮          |
|          |             | 5'h1F | 31R        |          |             | 4'hF  | 19R        |
| R1       | PR0*01[4:0] | 5'h00 | 1R         | R6       | PR0*06[4:0] | 5'h00 | 2R         |
|          |             | 5'h01 | 2R         |          |             | 5'h01 | 3R         |
|          |             | 5'h02 | 3R         |          |             | 5'h02 | 4R         |
|          |             | ⋮     | ⋮          |          |             | ⋮     | ⋮          |
|          |             | 5'h1F | 32R        |          |             | 5'h1F | 33R        |
| R2       | PR0*02[4:0] | 5'h00 | 2R         | R7       | PR0*07[4:0] | 5'h00 | 1R         |
|          |             | 5'h01 | 3R         |          |             | 5'h01 | 2R         |
|          |             | 5'h02 | 4R         |          |             | 5'h02 | 3R         |
|          |             | ⋮     | ⋮          |          |             | ⋮     | ⋮          |
|          |             | 5'h1F | 33R        |          |             | 5'h1F | 32R        |
| R3       | PR0*03[3:0] | 4'h0  | 4R         | R8       | PR0*08[4:0] | 5'h00 | 2R         |
|          |             | 4'h1  | 5R         |          |             | 5'h01 | 3R         |
|          |             | 4'h2  | 6R         |          |             | 5'h02 | 4R         |
|          |             | ⋮     | ⋮          |          |             | ⋮     | ⋮          |
|          |             | 4'hF  | 19R        |          |             | 5'h1F | 33R        |
| R4       | PR0*04[3:0] | 4'h0  | 8R         |          |             |       |            |
|          |             | 4'h1  | 9R         |          |             |       |            |
|          |             | 4'h2  | 10R        |          |             |       |            |
|          |             | ⋮     | ⋮          |          |             |       |            |
|          |             | 4'hF  | 23R        |          |             |       |            |

Note: \* indicates P / N.

## Interpolation Registers

Table 72 Interpolation Registers

| Interpolation adjustment | Gamma Control     |                   |
|--------------------------|-------------------|-------------------|
|                          | Positive polarity | Negative polarity |
| V2~V7                    | PI0P0[1:0]        | PI0N0[1:0]        |
|                          | PI0P1[1:0]        | PI0N1[1:0]        |
| V56~V61                  | PI0P2[1:0]        | PI0N2[1:0]        |
|                          | PI0P3[1:0]        | PI0N3[1:0]        |

Table 73 Interpolation factor for V2 to V7

(See “Grayscale Voltage Calculation Formula” for IPV\* level)

| PI0*0[1:0] | PI0*1[1:0] | IPV2 | IPV3 | IPV4 | IPV5 | IPV6 | IPV7 |
|------------|------------|------|------|------|------|------|------|
| 2'h0       | 2'h0       | 81%  | 67%  | 52%  | 39%  | 26%  | 13%  |
|            | 2'h1       | 78%  | 61%  | 43%  | 33%  | 22%  | 11%  |
|            | 2'h2       | 73%  | 52%  | 31%  | 23%  | 15%  | 8%   |
|            | 2'h3       | 72%  | 50%  | 28%  | 21%  | 14%  | 7%   |
| 2'h1       | 2'h0       | 80%  | 68%  | 56%  | 42%  | 28%  | 14%  |
|            | 2'h1       | 76%  | 62%  | 48%  | 36%  | 24%  | 12%  |
|            | 2'h2       | 70%  | 52%  | 35%  | 26%  | 17%  | 9%   |
|            | 2'h3       | 69%  | 50%  | 31%  | 23%  | 16%  | 8%   |
| 2'h2       | 2'h0       | 78%  | 70%  | 61%  | 46%  | 30%  | 15%  |
|            | 2'h1       | 74%  | 63%  | 53%  | 39%  | 26%  | 13%  |
|            | 2'h2       | 66%  | 53%  | 39%  | 29%  | 20%  | 10%  |
|            | 2'h3       | 64%  | 50%  | 36%  | 27%  | 18%  | 9%   |
| 2'h3       | 2'h0       | 78%  | 70%  | 63%  | 47%  | 31%  | 16%  |
|            | 2'h1       | 73%  | 64%  | 54%  | 41%  | 27%  | 14%  |
|            | 2'h2       | 65%  | 53%  | 41%  | 31%  | 20%  | 10%  |
|            | 2'h3       | 63%  | 50%  | 37%  | 28%  | 19%  | 9%   |

Table 74 Interpolation Factor for V56 to V61

| PI0*3[1:0] | PI0*2[1:0] | IPV56 | IPV57 | IPV58 | IPV59 | IPV60 | IPV61 |
|------------|------------|-------|-------|-------|-------|-------|-------|
| 2'h0       | 2'h0       | 87%   | 74%   | 61%   | 48%   | 33%   | 19%   |
|            | 2'h1       | 89%   | 78%   | 67%   | 57%   | 39%   | 22%   |
|            | 2'h2       | 92%   | 85%   | 77%   | 69%   | 48%   | 27%   |
|            | 2'h3       | 93%   | 86%   | 79%   | 72%   | 50%   | 28%   |
| 2'h1       | 2'h0       | 86%   | 72%   | 58%   | 44%   | 32%   | 20%   |
|            | 2'h1       | 88%   | 76%   | 64%   | 52%   | 38%   | 24%   |
|            | 2'h2       | 91%   | 83%   | 74%   | 65%   | 48%   | 30%   |
|            | 2'h3       | 92%   | 84%   | 77%   | 69%   | 50%   | 31%   |
| 2'h2       | 2'h0       | 85%   | 70%   | 54%   | 39%   | 30%   | 22%   |
|            | 2'h1       | 87%   | 74%   | 61%   | 47%   | 37%   | 26%   |
|            | 2'h2       | 90%   | 80%   | 71%   | 61%   | 47%   | 34%   |
|            | 2'h3       | 91%   | 82%   | 73%   | 64%   | 50%   | 36%   |
| 2'h3       | 2'h0       | 84%   | 69%   | 53%   | 38%   | 30%   | 22%   |
|            | 2'h1       | 86%   | 73%   | 59%   | 46%   | 36%   | 27%   |
|            | 2'h2       | 90%   | 80%   | 69%   | 59%   | 47%   | 35%   |
|            | 2'h3       | 91%   | 81%   | 72%   | 63%   | 50%   | 37%   |

Note: \* indicates P/N.

Table 75 Grayscale Voltage Calculation Formula

| Grayscale voltage | Formula                                           | Grayscale voltage | Formula                                           |
|-------------------|---------------------------------------------------|-------------------|---------------------------------------------------|
| V0                | $\Delta V \times \sum (R1 \sim R8) / \text{SUMR}$ | V32               | $V43 + (V20 - V43) \times 11/23$                  |
| V1                | $\Delta V \times \sum (R2 \sim R8) / \text{SUMR}$ | V33               | $V43 + (V20 - V43) \times 10/23$                  |
| V2                | $V8 + (V1 - V8) \times \text{IPV2}$               | V34               | $V43 + (V20 - V43) \times 9/23$                   |
| V3                | $V8 + (V1 - V8) \times \text{IPV3}$               | V35               | $V43 + (V20 - V43) \times 8/23$                   |
| V4                | $V8 + (V1 - V8) \times \text{IPV4}$               | V36               | $V43 + (V20 - V43) \times 7/23$                   |
| V5                | $V8 + (V1 - V8) \times \text{IPV5}$               | V37               | $V43 + (V20 - V43) \times 6/23$                   |
| V6                | $V8 + (V1 - V8) \times \text{IPV6}$               | V38               | $V43 + (V20 - V43) \times 5/23$                   |
| V7                | $V8 + (V1 - V8) \times \text{IPV7}$               | V39               | $V43 + (V20 - V43) \times 4/23$                   |
| V8                | $\Delta V \times \sum (R3 \sim R8) / \text{SUMR}$ | V40               | $V43 + (V20 - V43) \times 3/23$                   |
| V9                | $V20 + (V8 - V20) \times 11/12$                   | V41               | $V43 + (V20 - V43) \times 2/23$                   |
| V10               | $V20 + (V8 - V20) \times 10/12$                   | V42               | $V43 + (V20 - V43) \times 1/23$                   |
| V11               | $V20 + (V8 - V20) \times 9/12$                    | V43               | $\Delta V \times \sum (R5 \sim R8) / \text{SUMR}$ |
| V12               | $V20 + (V8 - V20) \times 8/12$                    | V44               | $V55 + (V43 - V55) \times 11/12$                  |
| V13               | $V20 + (V8 - V20) \times 7/12$                    | V45               | $V55 + (V43 - V55) \times 10/12$                  |
| V14               | $V20 + (V8 - V20) \times 6/12$                    | V46               | $V55 + (V43 - V55) \times 9/12$                   |
| V15               | $V20 + (V8 - V20) \times 5/12$                    | V47               | $V55 + (V43 - V55) \times 8/12$                   |
| V16               | $V20 + (V8 - V20) \times 4/12$                    | V48               | $V55 + (V43 - V55) \times 7/12$                   |
| V17               | $V20 + (V8 - V20) \times 3/12$                    | V49               | $V55 + (V43 - V55) \times 6/12$                   |
| V18               | $V20 + (V8 - V20) \times 2/12$                    | V50               | $V55 + (V43 - V55) \times 5/12$                   |
| V19               | $V20 + (V8 - V20) \times 1/12$                    | V51               | $V55 + (V43 - V55) \times 4/12$                   |
| V20               | $\Delta V \times \sum (R4 \sim R8) / \text{SUMR}$ | V52               | $V55 + (V43 - V55) \times 3/12$                   |
| V21               | $V43 + (V20 - V43) \times 22/23$                  | V53               | $V55 + (V43 - V55) \times 2/12$                   |
| V22               | $V43 + (V20 - V43) \times 21/23$                  | V54               | $V55 + (V43 - V55) \times 1/12$                   |
| V23               | $V43 + (V20 - V43) \times 20/23$                  | V55               | $\Delta V \times \sum (R6 \sim R8) / \text{SUMR}$ |
| V24               | $V43 + (V20 - V43) \times 19/23$                  | V56               | $V62 + (V55 - V62) \times \text{IPV56}$           |
| V25               | $V43 + (V20 - V43) \times 18/23$                  | V57               | $V62 + (V55 - V62) \times \text{IPV57}$           |
| V26               | $V43 + (V20 - V43) \times 17/23$                  | V58               | $V62 + (V55 - V62) \times \text{IPV58}$           |
| V27               | $V43 + (V20 - V43) \times 16/23$                  | V59               | $V62 + (V55 - V62) \times \text{IPV59}$           |
| V28               | $V43 + (V20 - V43) \times 15/23$                  | V60               | $V62 + (V55 - V62) \times \text{IPV60}$           |
| V29               | $V43 + (V20 - V43) \times 14/23$                  | V61               | $V62 + (V55 - V62) \times \text{IPV61}$           |
| V30               | $V43 + (V20 - V43) \times 13/23$                  | V62               | $\Delta V \times (R7 + R8) / \text{SUMR}$         |
| V31               | $V43 + (V20 - V43) \times 12/23$                  | V63               | $\Delta V \times R8 / \text{SUMR}$                |

Note: Make sure that  
 $\Delta V = V_{\text{REG1OUT}} - V_{\text{GS}}$   
 $\text{SUMR} = \sum (R0 \sim R8) \geq 70R$ .  
 $V63 \geq 0.2V$

## Frame Memory Data and the Grayscale Voltage

Table 76


| Frame memory data | Grayscale Voltage |                   |                   |                   | Frame memory data | Grayscale Voltage |                   |                   |                   |
|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
|                   | REV = 1           |                   | REV = 0           |                   |                   | REV = 1           |                   | REV = 0           |                   |
|                   | Positive polarity | Negative polarity | Positive polarity | Negative polarity |                   | Positive polarity | Negative polarity | Positive polarity | Negative polarity |
| 6'h00             | V0                | V63               | V63               | V0                | 6'h20             | V32               | V31               | V31               | V32               |
| 6'h01             | V1                | V62               | V62               | V1                | 6'h21             | V33               | V30               | V30               | V33               |
| 6'h02             | V2                | V61               | V61               | V2                | 6'h22             | V34               | V29               | V29               | V34               |
| 6'h03             | V3                | V60               | V60               | V3                | 6'h23             | V35               | V28               | V28               | V35               |
| 6'h04             | V4                | V59               | V59               | V4                | 6'h24             | V36               | V27               | V27               | V36               |
| 6'h05             | V5                | V58               | V58               | V5                | 6'h25             | V37               | V26               | V26               | V37               |
| 6'h06             | V6                | V57               | V57               | V6                | 6'h26             | V38               | V25               | V25               | V38               |
| 6'h07             | V7                | V56               | V56               | V7                | 6'h27             | V39               | V24               | V24               | V39               |
| 6'h08             | V8                | V55               | V55               | V8                | 6'h28             | V40               | V23               | V23               | V40               |
| 6'h09             | V9                | V54               | V54               | V9                | 6'h29             | V41               | V22               | V22               | V41               |
| 6'h0A             | V10               | V53               | V53               | V10               | 6'h2A             | V42               | V21               | V21               | V42               |
| 6'h0B             | V11               | V52               | V52               | V11               | 6'h2B             | V43               | V20               | V20               | V43               |
| 6'h0C             | V12               | V51               | V51               | V12               | 6'h2C             | V44               | V19               | V19               | V44               |
| 6'h0D             | V13               | V50               | V50               | V13               | 6'h2D             | V45               | V18               | V18               | V45               |
| 6'h0E             | V14               | V49               | V49               | V14               | 6'h2E             | V46               | V17               | V17               | V46               |
| 6'h0F             | V15               | V48               | V48               | V15               | 6'h2F             | V47               | V16               | V16               | V47               |
| 6'h10             | V16               | V47               | V47               | V16               | 6'h30             | V48               | V15               | V15               | V48               |
| 6'h11             | V17               | V46               | V46               | V17               | 6'h31             | V49               | V14               | V14               | V49               |
| 6'h12             | V18               | V45               | V45               | V18               | 6'h32             | V50               | V13               | V13               | V50               |
| 6'h13             | V19               | V44               | V44               | V19               | 6'h33             | V51               | V12               | V12               | V51               |
| 6'h14             | V20               | V43               | V43               | V20               | 6'h34             | V52               | V11               | V11               | V52               |
| 6'h15             | V21               | V42               | V42               | V21               | 6'h35             | V53               | V10               | V10               | V53               |
| 6'h16             | V22               | V41               | V41               | V22               | 6'h36             | V54               | V9                | V9                | V54               |
| 6'h17             | V23               | V40               | V40               | V23               | 6'h37             | V55               | V8                | V8                | V55               |
| 6'h18             | V24               | V39               | V39               | V24               | 6'h38             | V56               | V7                | V7                | V56               |
| 6'h19             | V25               | V38               | V38               | V25               | 6'h39             | V57               | V6                | V6                | V57               |
| 6'h1A             | V26               | V37               | V37               | V26               | 6'h3A             | V58               | V5                | V5                | V58               |
| 6'h1B             | V27               | V36               | V36               | V27               | 6'h3B             | V59               | V4                | V4                | V59               |
| 6'h1C             | V28               | V35               | V35               | V28               | 6'h3C             | V60               | V3                | V3                | V60               |
| 6'h1D             | V29               | V34               | V34               | V29               | 6'h3D             | V61               | V2                | V2                | V61               |
| 6'h1E             | V30               | V33               | V33               | V30               | 6'h3E             | V62               | V1                | V1                | V62               |
| 6'h1F             | V31               | V32               | V32               | V31               | 6'h3F             | V63               | V0                | V0                | V63               |

## Power Supply Generating Circuit

The following figures show the configurations of liquid crystal drive voltage generating circuit of the R61509V.

### Power Supply Circuit Connection Example 1 (VCI1 = VCIOUT)

In the following example, the VCI1 level can be adjusted.




**Figure 61**

- Notes: 1. The wiring resistances between the schottky diode and GND/VGL must be  $5\Omega$  or less.  
2. The wiring resistances between the schottky diode and DDVDH/VGH must be  $5\Omega$  or less.

### Power Supply Circuit Connection Example 2 (VCI1 = VCI Direct Input)

In the following example, the electrical potential VCI is directly applied to VCI1. In this case, the VCIOUT level cannot be adjusted internally but step-up operation becomes more effective. Make sure that  $VCI \leq 3.0V$ .



**Figure 62**

- Notes:
1. The wiring resistances between the schottky diode and GND/VGL must be  $5\Omega$  or less.
  2. The wiring resistances between the schottky diode and DDVDH/VGH must be  $5\Omega$  or less.
  3. When directly applying the VCI level to VCI1, set VC = 3'h7. Capacitor connection to VCIOUT is not necessary.

## Specifications of Power-supply Circuit External Elements

The specifications of external elements connected to the power-supply circuit of the R61509V are as follows.

**Table 77 Capacitor**

| Capacitance                      | Voltage proof | Pin Connection                                                                                           |
|----------------------------------|---------------|----------------------------------------------------------------------------------------------------------|
| 1 $\mu$ F<br>(B characteristics) | 6 V           | (1) VREG1OUT, (3) VCI1, (4) C11P, C11M, (5) C12P, C12M, (7) C13P, C13M, (14) VCL, (16) VCOMH, (17) VCOML |
|                                  | 10 V          | (6) DDVDH, (8) C21P, C21M, (9) C22P, C22M                                                                |
|                                  | 25 V          | (10) VGH, (12) VGL                                                                                       |

**Table 78 Schottky Diode**

| Specification                                                          | Pin Connection                   |
|------------------------------------------------------------------------|----------------------------------|
| VF < 0.38 V/20 mA@25 °C, VR $\geq$ 25 V<br>(Recommended diode: HS*226) | (13) GND–VGL,<br>(11) DDVDH–VGH, |

**Table 79 Variable Resistor**


| Specification    | Pin Connection |
|------------------|----------------|
| > 200 k $\Omega$ | (2) VCOMR      |

**Table 80 Internal Logic Power Supply**

| Capacitance                   | Voltage proof (recommended) | Pin Connection |
|-------------------------------|-----------------------------|----------------|
| 1 $\mu$ F (B characteristics) | 3V                          | (15) VDD       |


## Voltage Setting Pattern Diagram

The following are the diagrams of voltage generation in the R61509V and the TFT display application voltage waveforms and electrical potential relationship.



**Figure 63**

- Notes: 1. The DDVDH, VGH, VGL, and VCL output voltages will become lower than their theoretical levels (ideal voltages) due to current consumption at each output level. Make sure that output voltage level in operation maintains the following relationships:  $(DDVDH - VREG1OUT) > 0.5V$ ,  $(VCOML - VCL) > 0.5V$ . Also make sure  $VGH - VGL \leq 28V$ ,  $VCI - VCL \leq 6V$ . When the alternating cycle of VCOM is high (e.g. polarity inverts every line cycle), current consumption will increase. In this case, check the voltage before use.
2. In operation, setting voltages within the respective voltage ranges is recommended.

**Liquid Crystal Application Voltage Waveform and Electrical Potential****Figure 64**

## VCOMH and VREG1OUT Voltage Adjustment Sequence

When adjusting the VCOMH voltage by setting VCM[6:0] (R280h, internal VCOMH level adjustment circuit), follow the sequence below.

The R61509V can retain permanently the VREG1OUT and VCOMH level adjustment setting values in NVM.

To write data to NVM, see “NVM Control” and NVM Write Sequence”.




Figure 65

## NVM Control

The R61509V incorporates 16-bit NVM for user's use.

- 7 bits are for VCOM adjustment (VCM register value is stored).
- 8 bits are for UID.
- 1 bit is for a dummy bit.

To write, read and erase data from/to the NVM, follow the sequences below. Data on the NVM is loaded to internal registers automatically when the sequences are performed.

- Power On reset
- Exit shutdown mode

Data stored in the NVM is retained permanently even if power supply is turned off.

**Table 81**


| Operation mode        | Power supply voltage (TBD) |              | Time (TBD)                                                          | Remarks                                                | Temperature (TBD) |
|-----------------------|----------------------------|--------------|---------------------------------------------------------------------|--------------------------------------------------------|-------------------|
| Write                 | VPP1                       | 9.2V±0.3V    | Write period:<br>150ms±50ms                                         | -                                                      | +20°C~+30°C       |
|                       | VPP3A                      | Open or AGND |                                                                     |                                                        |                   |
| Erase                 | VPP1                       | 9.2V±0.3V    | Erase period:<br>10ms±1ms x n<br>time(s) (N ≤ 30, total<br>≤ 300ms) | Verify erase operation<br>at intervals of<br>10ms±1ms. | +20°C~+30°C       |
|                       | VPP3A                      | -9.2V±0.3V   |                                                                     |                                                        |                   |
| Except<br>Write/Erase | VPP1                       | Open or AGND | -                                                                   | -                                                      | -40°C~+85°C       |
|                       | VPP3A                      | Open or AGND |                                                                     |                                                        |                   |

Note: NVM data rewrite (erase-write) operation should be performed up to 5 times per address.

**NVM Load (Register Resetting) Sequence**

Data on the NVM is loaded either automatically or by setting a command.

During the following sequence, the data written to the NVM is automatically loaded to the internal register.



**Figure 66 NVM Load (Register Resetting) Sequence**

### NVM Write Sequence

Defined 16 bit data is written to the selected address. When “0” is written to these bits, the bits are set to “0”. If the data is erased from the bit, the bit is returned to ”1”. The bit to which data is not written should be set to “1”.




Figure 67 NVM Write Sequence

### NVM Erase Sequence

The data written to the selected 16 bits is erased all together. The bits from which data is erased are set to “1”. To erase data from NVM, make sure  $V_{GL} < V_{PP3A}$ , and follow the sequence below after power supply ON sequence.




Figure 68 NVM Erase Sequence

## Power Supply Setting Sequence

The following are the sequences for setting power supply ON/OFF instructions. Set power supply ON/OFF instructions according to the following sequences in Display ON/OFF, Sleep set/exit sequences.





Figure 69



**Notes to Power Supply ON Sequence**

When voltages do not rise in the order of VCC, IOVCC and then VCI and have to change the order, please follow the following note.

**Note**

Internal operation of the R61509V is unstable until VCC rises. If IOVCC rose before VCC rises, the R61509V may be in “output” status. In this case, do not send or receive any data before power supply is completed.

Changing order of voltage input will not cause troubles such as latchup or destruction of the LSI.

## Instruction Setting Sequence and Refresh Sequence

### Display ON/OFF Sequences and Refresh Sequence

In setting instruction in the R61509V, follow the sequences below. To reduce malfunction caused by noise, execute refresh sequence 1 regularly. To exit shutdown mode, execute refresh sequence 2.




Figure 71

## Shutdown Mode Sequences




Figure 72




Figure 73




Figure 74

## 8-Color Mode Setting




Figure 75

## Partial Display Setting




Figure 76

## Absolute Maximum Ratings

Table 82

| Items                   | Symbol       | Unit | Value              | Note |
|-------------------------|--------------|------|--------------------|------|
| Power supply voltage 1  | VCC, IOVCC   | V    | -0.3 ~ +4.6        | 1, 2 |
| Power supply voltage 2  | VCI – AGND   | V    | -0.3 ~ +4.6        | 1, 3 |
| Power supply voltage 3  | DDVDH – AGND | V    | -0.3 ~ +6.5        | 1, 4 |
| Power supply voltage 4  | AGND – VCL   | V    | -0.3 ~ +4.6        | 1    |
| Power supply voltage 5  | DDVDH – VCL  | V    | -0.3 ~ +9.0        | 1, 5 |
| Power supply voltage 7  | AGND– VGL    | V    | -0.3 ~ +13.0       | 1, 6 |
| Power supply voltage 8  | VGH – VGL    | V    | -0.3 ~ +30.0       | 1    |
| Power supply voltage 9  | VCI – VGL    | V    | -0.3 ~ +6.5        | 1, 7 |
| Power supply voltage 10 | VPP1         | V    | -0.3 ~ +10.0       | 1    |
| Power supply voltage 11 | VPP3A        | V    | -0.3 ~ +0.3        | 1    |
| Input voltage           | Vt           | V    | -0.3 ~ IOVCC + 0.3 | 1    |
| Operation temperature   | Topr         | °C   | -40 ~ +85          | 1, 8 |
| Storage temperature     | Tstg         | °C   | -55 ~ +110         | 1    |

Notes: 1. If used beyond the absolute maximum ratings, the LSI may be permanently damaged. It is strongly recommended to use the LSI under the condition within the electrical characteristics in normal operation. If exposed to the condition not within the electrical characteristics, it may affect the reliability of the device.

2. Make sure  $VCC \geq GND$ , and  $IOVCC \geq GND$ .
3. Make sure  $VCI \geq AGND$ .
4. Make sure  $DDVDH \geq AGND$ .
5. Make sure  $DDVDH \geq VCL$ .
6. Make sure  $AGND \geq VGL$ .
7. Make sure  $VCI \geq VGL$ .
8. The DC/AC characteristics of the die and wafer products are guaranteed at 85°C.

## Electrical Characteristics

### DC Characteristics

(VCC= 2.50V~3.30V, VCI=2.50V~3.30V, IOVCC=1.65V~3.30V, Ta= -40°C~+85°C \*See note 1)

**Table 83**

| Items                                                                                                   | Symbol             | Unit | Test condition                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Min.         | Typ. | Max.         | Notes |
|---------------------------------------------------------------------------------------------------------|--------------------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|------|--------------|-------|
| Input high-level voltage                                                                                | V <sub>IH</sub>    | V    | IOVCC=1.65V~3.30V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.80 × IOVCC | —    | IOVCC        | 2, 3  |
| Input low-level voltage                                                                                 | V <sub>IL</sub>    | V    | IOVCC=1.65V~3.30V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | -0.3         | —    | 0.20 × IOVCC | 2, 3  |
| Output high voltage 1<br>(DB0-17,FMARK)                                                                 | V <sub>OH1</sub>   | V    | IOVCC=1.65V~3.30V,<br>IOH=-0.1mA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 0.8 × IOVCC  | —    | —            | 2     |
| Output low voltage 1<br>(DB0-17,FMARK)                                                                  | V <sub>OL1</sub>   | V    | IOVCC=1.65V~3.30V,<br>IOL=0.1mA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | —            | —    | 0.20 × IOVCC | 2     |
| I/O leakage current                                                                                     | I <sub>LI1</sub>   | μA   | Vin=0~IOVCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | -1           | —    | 1            | 4     |
| Current consumption<br>((IOVCC-IOGND)+<br>(VCC-GND))<br>Normal operation mode (262,144 color display)   | I <sub>OP1</sub>   | μA   | fosc=678kHz (432-line drive), I80-IF,<br>IOVCC=VCC=3.00V, fFLM=60Hz,<br>Ta=25°C, RAM data: 18'h000000, See<br>other as well.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | —            | 600  | TBD          | 5, 6  |
| Current consumption<br>((IOVCC-IOGND)+<br>(VCC-GND))<br>8-color, 64-line partial display on sub display | I <sub>OP2</sub>   | μA   | fosc=678kHz (64-line partial display),<br>IOVCC=VCC=3.00V, fFLM=40Hz,<br>Ta=25°C, RAM data: 18'h000000, see<br>other as well.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | —            | 300  | —            | 5, 6  |
| Current consumption<br>((IOVCC-IOGND)+<br>(VCC-GND))<br>Shutdown mode                                   | I <sub>shut1</sub> | μA   | IOVCC=VCC=3.00V, I80-IF, Ta=25°C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | —            | 0.1  | 1.0          | 5, 6  |
| Current consumption<br>((IOVCC-IOGND)+<br>(VCC-GND))<br>RAM access mode 1                               | I <sub>RAM1</sub>  | mA   | IOVCC=2.40V, VCC=3.00V,<br>tCYCW=110ns, Ta=25°C, I80-8bit-I/F,<br>TRIREG=1'h1, Consecutive RAM access<br>during display operation, BC0=0, FP=5,<br>BP=8, γ register; 0(default), COL=0                                                                                                                                                                                                                                                                                                                                                                                                                                    | —            | 3.0  | —            | 5     |
| LCD power supply current (VCI-GND)<br>262,144-color display                                             | I <sub>ci1</sub>   | mA   | IOVCC=1.8V, VCC=VCI=2.8V,<br>432-line drive, fFLM=60Hz, Ta=25°C,<br>Frame memory data: 18'h000000, REV=0,<br>BC0=0, FP[7:0]=8'h8, BP[7:0]=8'h8,<br>VC[2:0]=3'h1, BT[2:0]=3'h2,<br>VRH[4:0]=5'h18, VCM[6:0]=7'h7F,<br>VDV[4:0]=5'h11, AP[1:0]=2'h3,<br>DC0[2:0]=3'h3, DC1[2:0]=3'h4,<br>PR*P00=PR*N00=5'h00,<br>PR*P01=PR*N01=5'h02,<br>PR*P02=PR*N02=5'h04,<br>PR*P03=PR*N03=4'h8,<br>PR*P04=PR*N04=4'hF,<br>PR*P05=PR*N05=4'h8,<br>PR*P06=PR*N06=5'h04,<br>PR*P07=PR*N07=5'h02,<br>PR*P08=PR*N08=5'h04,<br>PIR*P0=PIR*P1=PIR*P2=PIR*P3=2'h0<br>PIR*N0=PIR*N1=PIR*N2=PIR*N3=2'h0<br>(*: 0, 1, 2)<br>No load on the panel. | —            | 3.5  | TBD          | 6     |

|                                    |       |            |                     |    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |     |     |      |   |  |  |  |  |  |
|------------------------------------|-------|------------|---------------------|----|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|------|---|--|--|--|--|--|
| LCD power supply current (VCI-GND) |       |            |                     |    | IOVCC=1.8V, VCC=VCI=2.8V,<br>64-line partial, fFLM=40Hz, Ta=25°C,<br>Frame memory data: 18'h00000, REV=0,<br>BC0=0, FP[7:0]=8'h8, BP[7:0]=8'h8,<br>VC[2:0]=3'h1, BT[2:0]=3'h2,<br>VRH[4:0]=5'h18, VCM[6:0]=7'h7F,<br>VDV[4:0]=5'h11, AP[1:0]=2'h3,<br>DC0[2:0]=3'h3, DC1[2:0]=3'h4,<br>PR*P00=PR*N00=5'h00,<br>PR*P01=PR*N01=5'h02,<br>PR*P02=PR*N02=5'h04,<br>PR*P03=PR*N03=4'h8,<br>PR*P04=PR*N04=4'hF,<br>PR*P05=PR*N05=4'h8,<br>PR*P06=PR*N06=5'h04,<br>PR*P07=PR*N07=5'h02,<br>PR*P08=PR*N08=5'h04,<br>PIR*P0= PIR*P1= PIR*P2= PIR*P3=2'h0<br>PIR*N0= PIR*N1= PIR*N2= PIR*N3=2'h0<br>(*: 0, 1, 2)<br>No load on the panel. |     |     |      |   |  |  |  |  |  |
| 8-color, 64-line partial display   |       | Ici2       | mA                  |    | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | 0.8 | TBD | 5, 6 |   |  |  |  |  |  |
| NVM current consumption            | Write | VPP1-AGND  | I <sub>VPP1W</sub>  | mA | VPP1=9.2V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | —   | —   | 30.0 | 6 |  |  |  |  |  |
|                                    |       | VPP3A-AGND | I <sub>VPP3AW</sub> | mA | VPP3A=GND<br>(Write period)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | —   | —   | 1.0  | 6 |  |  |  |  |  |
| NVM current consumption            | Erase | VPP1-AGND  | I <sub>VPP1E</sub>  | mA | VPP1=9.2V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | —   | —   | 1.0  | 6 |  |  |  |  |  |
|                                    |       | VPP3A-AGND | I <sub>VPP3AE</sub> | mA | VPP3A=-9.2V<br>(Erase period)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | —   | —   | 1.0  | 6 |  |  |  |  |  |
| Output voltage dispersion          |       | ΔVO        | mV                  | —  | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | 5   | —   | 7    |   |  |  |  |  |  |
| Average output variance            |       | ΔVΔ        | mV                  | —  | —35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | —   | 35  | 8    |   |  |  |  |  |  |

## Step-up Circuit Characteristics

Table 84

| Item                   | Unit  | Test condition                                                                                                                                                                                                                                                         | Min. | Typ.  | Max. | Note |
|------------------------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-------|------|------|
| Step-up output voltage | DDVDH | V<br>IOVCC=VCC=VCI=2.80[V], fosc=678[kHz], Ta=25°C, VC=3'h1, AP=3'h3, BT=3'h2, DC0=3'h4 (div. 1/8), DC1=3'h2 (div. 1/4), COL=0, D=2'h0, C11=C12=C13=C21=C22=1[uF]/B characteristics, DDVDH=VGH=VGL=VCL=1[uF]/B characteristics, Iload1=-3 [mA], No load on the panel.  | 4.8  | 5.1   | -    | -    |
|                        | VGH   | V<br>IOVCC=VCC=VCI=2.80[V], fosc=678[kHz], Ta=25°C, VC=3'h1, AP=3'h3, BT=3'h2, DC0=3'h4 (div. 1/8), DC1=3'h2 (div. 1/4), COL=0, D=2'h0, C11=C12=C13=C21=C22=1[uF]/B characteristics, DDVDH=VGH=VGL=VCL=1[uF]/B characteristics, Iload2=-100[uA], No load on the panel. | 14.4 | 15.1  | -    | -    |
|                        | VGL   | V<br>IOVCC=VCC=VCI=2.80[V], fosc=678[kHz], Ta=25°C, VC=3'h1, AP=3'h3, BT=3'h2, DC0=3'h4 (div. 1/8), DC1=3'h2 (div. 1/4), COL=0, D=2'h0, C11=C12=C13=C21=C22=1[uF]/B characteristics, DDVDH=VGH=VGL=VCL=1[uF]/B characteristics, Iload3=+100[uA], No load on the panel. | -    | -10.0 | -9.6 | -    |
|                        | VCLV  | V<br>IOVCC=VCC=VCI=2.80[V], fosc=678[kHz], Ta=25°C, VC=3'h1, AP=3'h3, BT=3'h2, DC0=3'h4 (div. 1/8), DC1=3'h2 (div. 1/4), COL=0, D=2'h0, C11=C12=C13=C21=C22=1[uF]/B characteristics, DDVDH=VGH=VGL=VCL=1[uF]/B characteristics, Iload4=+200[uA], No load on the panel. | -    | -2.55 | -2.4 | -    |

## Internal Reference Voltage: Condition

(VCC= 2.50V~3.30V, Ta= -40°C~+85°C)

Table 85

| Item                       | Symbol | Unit | Min. | Typ. | Max. | Note |
|----------------------------|--------|------|------|------|------|------|
| Internal reference voltage | VCIR   | V    | -    | 2.50 | -    | 12   |

**Power Supply Voltage Range**

(Ta= -40°C~+85°C, GND=AGND=0V)

**Table 86**

| Item                 | Symbol | Unit | Min. | Typ.      | Max. | Condition |
|----------------------|--------|------|------|-----------|------|-----------|
| Power Supply Voltage | IOVCC  | V    | 1.65 | 1.80/2.80 | 3.30 | -         |
| Power Supply Voltage | VCC    | V    | 2.50 | 2.80      | 3.30 | -         |
| Power Supply Voltage | VCI    | V    | 2.50 | 2.80      | 3.30 | -         |
| Power Supply Voltage | VPP1   | V    | 8.9  | 9.2       | 9.5  | Write     |
|                      |        | V    | 8.9  | 9.2       | 9.5  | Erase     |
| Power Supply Voltage | VPP3A  | V    | -0.3 | 0.0       | +0.3 | Write     |
|                      |        | V    | -9.5 | -9.2      | -8.9 | Erase     |

**Output Voltage Range**

(Ta= -40°C~+85°C, GND=AGND=0V)

**Table 87**

| Item                      | Symbol    | Unit | Min.    | Typ. | Max.      | Condition |
|---------------------------|-----------|------|---------|------|-----------|-----------|
| Grayscale, VCOM reference | VREG10 UT | V    | -       | -    | DDVDH-0.5 | -         |
| Source driver             |           | V    | GND+0.2 | -    | VREG1OUT  | -         |
| VCOMH output              | VCOMH     | V    | -       | -    | VREG1OUT  | -         |
| VCOML output              | VCOML     | V    | VCL+0.5 | -    | -         | -         |
| VCOM amplitude            |           | V    | -       | -    | 6.0       | -         |
| Step-up output            | DDVDH     | V    | 4.5     | -    | 6.0       | -         |
| Step-up output            | VGH       | V    | 10.0    | -    | 18.0      | -         |
| Step-up output            | VGL       | V    | -13.5   | -    | -4.5      | -         |
| Step-up output            | VCL       | V    | -3.0    | -    | -1.9      | -         |
| VCI-VCL                   |           | V    | -       | -    | 6.0       | -         |
| VGH-VGL                   |           | V    | -       | -    | 28.0      | -         |

**AC Characteristics**

(VCC= 2.50V~3.30V, IOVCC=1.65V~3.30V, Ta= -40°C~+85°C \*See note 1)

**Clock Characteristics****Table 88**

| Item              | Symbol | Unit | Test condition | Min. | Typ. | Max. | Note |
|-------------------|--------|------|----------------|------|------|------|------|
| Oscillation clock | fosc   | kHz  | VCC=IOVCC=3.0V | 631  | 678  | 725  | 9    |

**80-system 18-/16-/9-/8-bit Bus interface Timing Characteristics**

(1-/2-/3-transfer, IOVCC=1.65V~3.30V) TBD

**Table 89**

| Items                        |                           | Symbol       | Unit | Test condition | Min.      | Typ. | Max. |
|------------------------------|---------------------------|--------------|------|----------------|-----------|------|------|
| Bus cycle time               | Write                     | tCYCW        | ns   | Figure A       | 75 (TBD)  | —    | —    |
|                              | Read                      | tCYCR        | ns   | Figure A       | 450 (TBD) | —    | —    |
| Write low-level pulse width  |                           | PWLW         | ns   | Figure A       | 30 (TBD)  | —    | —    |
| Read low-level pulse width   |                           | PWLR         | ns   | Figure A       | 170 (TBD) | —    | —    |
| Write high-level pulse width |                           | PWHW         | ns   | Figure A       | 25 (TBD)  | —    | —    |
| Read high-level pulse width  |                           | PWHR         | ns   | Figure A       | 250 (TBD) | —    | —    |
| Write/ Read rise/fall time   |                           | tWRr,<br>WRf | ns   | Figure A       | —         | —    | 15   |
| Setup time                   | Write (RS to CSX,<br>WRX) | tAS          | ns   | Figure A       | 0 (TBD)   | —    | —    |
|                              | Read (RS to CSX,<br>RDX)  |              | ns   | Figure A       | 10 (TBD)  | —    | —    |
| Address hold time            |                           | tAH          | ns   | Figure A       | 2 (TBD)   | —    | —    |
| Write data setup time        |                           | tDSW         | ns   | Figure A       | 25 (TBD)  | —    | —    |
| Write data hold time         |                           | tH           | ns   | Figure A       | 10 (TBD)  | —    | —    |
| Read data delay time         |                           | tDDR         | ns   | Figure A       | —         | —    | 150  |
| Read data hold time          |                           | tDHR         | ns   | Figure A       | 5 (TBD)   | —    | —    |

### Clock Synchronous Serial Interface Timing Characteristics

(IOVCC=1.65V~3.30V) TBD

**Table 90**

| Item                          |                 | Symbol     | Unit | Test condition | Min.      | Typ. | Max.      |
|-------------------------------|-----------------|------------|------|----------------|-----------|------|-----------|
| Serial clock cycle time       | Write (receive) | tSCYC      | ns   | Figure B       | 100 (TBD) | —    | 20,000    |
|                               | Read (transmit) | tSCYC      | ns   | Figure B       | 350 (TBD) | —    | 20,000    |
| Serial clock high-level width | Write (receive) | tSCH       | ns   | Figure B       | 40 (TBD)  | —    | —         |
|                               | Read (transmit) | tSCH       | ns   | Figure B       | 150 (TBD) | —    | —         |
| Serial clock low-level width  | Write (receive) | tSCL       | ns   | Figure B       | 40 (TBD)  | —    | —         |
|                               | Read (transmit) | tSCL       | ns   | Figure B       | 150 (TBD) | —    | —         |
| Serial clock rise/fall time   |                 | tScr, tScf | ns   | Figure B       | —         | —    | 15 (TBD)  |
| Chip select setup time        |                 | tCSU       | ns   | Figure B       | 20 (TBD)  | —    | —         |
| Chip select hold time         |                 | tCH        | ns   | Figure B       | 60 (TBD)  | —    | —         |
| Serial input data setup time  |                 | tSISU      | ns   | Figure B       | 30 (TBD)  | —    | —         |
| Serial input data hold time   |                 | tSIH       | ns   | Figure B       | 30 (TBD)  | —    | —         |
| Serial output data delay time |                 | tSOD       | ns   | Figure B       | —         | —    | 130 (TBD) |
| Serial output data delay time |                 | tSOH       | ns   | Figure B       | 5 (TBD)   | —    | —         |

### RGB Interface Timing Characteristics

(18-/16-bit RGB interface, IOVCC=1.65V~3.30V) TBD

**Table 91**

| Item                                     | Symbol       | Unit  | Test condition | Min.      | Typ. | Max. |
|------------------------------------------|--------------|-------|----------------|-----------|------|------|
| VSYNC/HSYNC setup time                   | tSYNCS       | clock | Figure D       | 0.5 (TBD) | —    | 1.5  |
| ENABLE setup time                        | tENS         | ns    | Figure D       | 10 (TBD)  | —    | —    |
| ENABLE hold time                         | tENH         | ns    | Figure D       | 20 (TBD)  | —    | —    |
| DOTCLK low-level pulse width             | PWDL         | ns    | Figure D       | 40 (TBD)  | —    | —    |
| DOTCLK high-level pulse width            | PWDH         | ns    | Figure D       | 40 (TBD)  | —    | —    |
| DOTCLK cycle time                        | tCYCD        | ns    | Figure D       | 100 (TBD) | —    | —    |
| Data setup time                          | tPDS         | ns    | Figure D       | 10 (TBD)  | —    | —    |
| Data hold time                           | tPDH         | ns    | Figure D       | 40 (TBD)  | —    | —    |
| DOTCLK, VSYNCX and HSYNCX rise/fall time | trgbr, trgbf | ns    | Figure D       | —         | —    | 15   |

## LCD Driver Output Characteristics

Table 92

| Item                            | Symbol | Unit | Test condition                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Min. | Typ.     | Max. | Note |
|---------------------------------|--------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|----------|------|------|
| Source driver output delay time | tdds   | μs   | VCC=IOVCC =2.80V, VC[2:0]=3'h7<br>VRH[4:0]=5'h1F,<br>fosc=678kHz (432-line drive), Ta=25°C,<br>PR*P00=PR*N00=5'h00,<br>PR*P01=PR*N01=5'h02,<br>PR*P02=PR*N02=5'h04,<br>PR*P03=PR*N03=4'h8,<br>PR*P04=PR*N04=4'hF,<br>PR*P05=PR*N05=4'h8,<br>PR*P06=PR*N06=5'h04,<br>PR*P07=PR*N07=5'h02,<br>PR*P08=PR*N08=5'h04,<br>PIR*P0= PIR*P1= PIR*P2= PIR*P3=2'h0<br>PIR*N0= PIR*N1= PIR*N2= PIR*N3=2'h0<br>Same change from the same grayscale at all time-division source output pins.<br>Time to reach the target voltage ±35mV from VCOM polarity inversion timing.<br>R=10kohm, C=30pF | —    | 25 (TBD) | —    | 10   |
| VCOM output delay time          | tddv   | μs   | VCC=IOVCC=2.80V, VC[2:0]=3'h7,<br>VRH[4:0] =5'h1F,<br>fosc=678kHz (432-line drive), Ta=25°C,<br>PR*P00=PR*N00=5'h00,<br>PR*P01=PR*N01=5'h02,<br>PR*P02=PR*N02=5'h04,<br>PR*P03=PR*N03=4'h8,<br>PR*P04=PR*N04=4'hF,<br>PR*P05=PR*N05=4'h8,<br>PR*P06=PR*N06=5'h04,<br>PR*P07=PR*N07=5'h02,<br>PR*P08=PR*N08=5'h04,<br>PIR*P0= PIR*P1= PIR*P2= PIR*P3=2'h0<br>PIR*N0= PIR*N1= PIR*N2= PIR*N3=2'h0<br>Time to reach ±35mV when shifting between source V0⇔V63 in the worst case of scenario.<br>R=100ohm, C=10nF                                                                     | —    | 25 (TBD) | —    | 11   |

## Reset Timing Characteristics

Table 93 (IOVCC=1.65V~3.30V)

| Item                    | Symbol | Unit | Test condition | Min. | Typ. | Max. |
|-------------------------|--------|------|----------------|------|------|------|
| Reset "Low" level width | tRES   | ms   | Figure C       | 1    | —    | —    |
| Reset rise time         | trRES  | μs   | Figure C       | —    | —    | 10   |

### Notes to Electrical Characteristics

Note 1. The DC/AC electrical characteristics of bare die and wafer products are guaranteed at 85°C.

Note 2. The following figures illustrate the configurations of input, I/O, and output pins.




Figure 77

Note 3: Test 1, 2 and 3 pins must be grounded. The VDDTEST and VREFC must be fixed to AGND. The IM0\_ID pin must be fixed to IOVCC or be grounded.

Note 4: This excludes the current in the output drive MOS.

Note 5: This excludes the current in the input/output lines. Make sure that the input level is fixed because through current will increase in the input circuit when the CMOS input level takes a middle range level. The current consumption is unaffected by whether the CSX pin is high or low while not accessing via interface pins.

Note 7: The output voltage deviation is the difference in the voltages from adjacent source pins for the same display area. This value is shown for reference.

Note 8: The average output voltage dispersion is the variance source-output voltage of different chips of the same product. The average source output voltage is measured for each chip with same display area.

Note 9: This applies to internal oscillators when using an internal RC oscillator.

Note 10: The liquid crystal driver output delay time depends on the load on the liquid crystal panel. Adjust the frame frequency and the cycle per line by checking the quality of display on the actual panel in use.

### Test Circuits




Figure 78

## Timing Characteristics

## 80-system Bus Interface




Figure A 80-system Bus Interface

## Clock Synchronous Serial Interface




Figure B Clock Synchronous Serial Interface Timing

## Reset Operation




Figure C Reset Timing

## RGB Interface




Figure D RGB Interface Timing

## LCD Driver and VCOM Output Characteristics




Figure E LCD Driver and VCOM Output Timing

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes:

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guarantees regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
  - (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human lifeRenesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.



---

## RENESAS SALES OFFICES

<http://www.renesas.com>

Renesas Technology America, Inc.  
450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom  
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH  
Dornacher Str. 3, D-85622 Feldkirchen, Germany  
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.  
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.  
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.  
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China  
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.  
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

**Revision Record**

| Rev. | Date       | Page No. | Contents of Modification | Drawn<br>by | Approved by |
|------|------------|----------|--------------------------|-------------|-------------|
| 0.11 | 2008/04/25 |          | First issue              |             |             |

---