

**a-Si TFT LCD Single Chip Driver
240RGBx320 Resolution and 262K color**

Specification
Preliminary

Version: V0.01
Document No.: ILI9340D_DS_V001.pdf

ILI TECHNOLOGY CORP.

8F, No. 38, Taiyuan St., Jhubei City,
Hsinchu Country 302 Taiwan R.O.C.
Tel.886-3-5600099; Fax.886-3-5670585
<http://www.ilitek.com>

Table of Contents

Section	Page
1. Introduction.....	7
2. Features	7
3. Block Diagram	9
4. Pin Descriptions	10
5. Pad Arrangement and Coordination.....	16
6. Block Function Description.....	25
7. Function Description	27
7.1. MCU interfaces	27
7.1.1. MCU interface selection	27
7.1.2. 8080- I Series Parallel Interface.....	28
7.1.3. Write Cycle Sequence	29
7.1.4. Read Cycle Sequence	30
7.1.5. 8080- II Series Parallel Interface.....	31
7.1.6. Write Cycle Sequence	32
7.1.7. Read Cycle Sequence	33
7.1.8. Serial Interface	34
7.1.9. Write Cycle Sequence	34
7.1.10. Read Cycle Sequence.....	36
7.1.11. Data Transfer Break and Recovery	40
7.1.12. Data Transfer Pause.....	42
7.1.13. Serial Interface Pause (3_wire)	43
7.1.14. Parallel Interface Pause	43
7.1.15. Data Transfer Mode	44
7.1.16. Data Transfer Method 1	44
7.1.17. Data Transfer Method 2	44
7.2. RGB Interface	45
7.2.1. RGB Interface Selection	45
7.2.2. RGB Interface Timing	49
7.3. VSYNC Interface	52
7.4. Color Depth Conversion Look Up Table.....	55
7.5. Display Data RAM (DDRAM)	59
7.6. Display Data Format	60
7.6.1. 3-line Serial Interface.....	60
7.6.2. 4-line Serial Interface.....	63
7.6.3. 8-bit Parallel MCU Interface	66
7.6.4. 9-bit Parallel MCU Interface	68
7.6.5. 16-bit Parallel MCU Interface	71

7.6.6. 18-bit Parallel MCU Interface	77
7.6.7. 6-bit Parallel RGB Interface.....	81
7.6.8. 16-bit Parallel RGB Interface.....	83
7.6.9. 18-bit Parallel RGB Interface.....	83
8. Command.....	84
8.1. Command List	84
8.2. Description of Level 1 Command.....	90
8.2.1. NOP (00h).....	90
8.2.2. Software Reset (01h).....	91
8.2.3. Read display identification information (04h)	92
8.2.4. Read Display Status (09h).....	93
8.2.5. Read Display Power Mode (0Ah).....	95
8.2.6. Read Display MADCTL (0Bh).....	96
8.2.7. Read Display Pixel Format (0Ch).....	97
8.2.8. Read Display Image Format (0Dh).....	98
8.2.9. Read Display Signal Mode (0Eh)	99
8.2.10. Read Display Self-Diagnostic Result (0Fh).....	100
8.2.11. Enter Sleep Mode (10h)	101
8.2.12. Sleep Out (11h).....	102
8.2.13. Partial Mode ON (12h).....	104
8.2.14. Normal Display Mode ON (13h)	105
8.2.15. Display Inversion OFF (20h).....	106
8.2.16. Display Inversion ON (21h)	107
8.2.17. Gamma Set (26h)	108
8.2.18. Display OFF (28h)	109
8.2.19. Display ON (29h)	110
8.2.20. Column Address Set (2Ah).....	111
8.2.21. Page Address Set (2Bh)	113
8.2.22. Memory Write (2Ch)	115
8.2.23. Color Set (2Dh).....	116
8.2.24. Memory Read (2Eh)	117
8.2.25. Partial Area (30h).....	119
8.2.26. Vertical Scrolling Definition (33h)	121
8.2.27. Tearing Effect Line OFF (34h)	125
8.2.28. Tearing Effect Line ON (35h).....	126
8.2.29. Memory Access Control (36h)	128
8.2.30. Vertical Scrolling Start Address (37h)	130
8.2.31. Idle Mode OFF (38h)	132
8.2.32. Idle Mode ON (39h)	133

8.2.33. COLMOD: Pixel Format Set (3Ah)	135
8.2.34. Write Display Brightness (51h)	136
8.2.35. Read Display Brightness (52h)	137
8.2.36. Write CTRL Display (53h)	138
8.2.37. Read CTRL Display (54h)	140
8.2.38. Write Content Adaptive Brightness Control (55h)	142
8.2.39. Read Content Adaptive Brightness Control (56h)	143
8.2.40. Write CABC Minimum Brightness (5Eh)	144
8.2.41. Read CABC Minimum Brightness (5Fh)	145
8.2.42. Read ID1 (DAh)	146
8.2.43. Read ID2 (DBh)	147
8.2.44. Read ID3 (DCh)	148
8.3. Description of Level 2 Command	149
8.3.1. RGB Interface Signal Control (B0h)	149
8.3.2. Frame Rate Control (In Normal Mode/Full Colors) (B1h)	150
8.3.3. Frame Rate Control (In Idle Mode/8 colors) (B2h)	152
8.3.4. Frame Rate control (In Partial Mode/Full Colors) (B3h)	154
8.3.5. Display Inversion Control (B4h)	156
8.3.6. Blanking Porch Control (B5h)	158
8.3.7. Display Function Control (B6h)	160
8.3.8. Entry Mode Set (B7h)	164
8.3.9. Backlight Control 1 (B8h)	165
8.3.10. Backlight Control 2 (B9h)	166
8.3.11. Backlight Control 3 (BAh)	168
8.3.12. Backlight Control 4 (BBh)	169
8.3.13. Backlight Control 5 (BCh)	171
8.3.14. Backlight Control 7 (BEh)	172
8.3.15. Backlight Control 8 (BFh)	173
8.3.16. Power Control 1 (C0h)	174
8.3.17. Power Control 2 (C1h)	176
8.3.18. Power Control 3 (For Normal Mode) (C2h)	177
8.3.19. Power Control 4 (For Idle Mode) (C3h)	178
8.3.20. Power Control 5 (For Partial Mode) (C4h)	179
8.3.21. VCOM Control 1(C5h)	180
8.3.22. Level 3 Command Eable Control (CFh)	182
8.3.23. NV Memory Write (D0h)	183
8.3.24. NV Memory Protection Key (D1h)	184
8.3.25. NV Memory Status Read (D2h)	185
8.3.26. Read ID4 (D3h)	186

8.3.27. Get External Register for SPI (D9h)	187
8.3.28. Positive Gamma Correction (E0h).....	188
8.3.29. Negative Gamma Correction (E1h).....	189
8.3.30. Digital Gamma Control 1 (E2h)	190
8.3.31. Digital Gamma Control 2(E3h)	191
8.3.32. Interface Control (F6h)	192
8.4. Description of Level 3 Command.....	195
8.4.1. Write_Memory_Continue (3Ch).....	195
8.4.2. Read_Memory_Continue (3Eh).....	197
8.4.3. Set_Tear_Scanline (44h).....	199
8.4.4. Get_Scanline (45h).....	200
9. Display Data RAM	201
9.1. Configuration	201
9.2. Memory to Display Address Mapping	202
9.2.1. Normal Display ON or Partial Mode ON, Vertical Scroll Mode OFF.....	202
9.2.2. Vertical Scroll Mode	203
9.2.3. Vertical Scroll Example.....	204
9.2.4. Case1: TFA+VSA+BFA < 320	204
9.2.5. Case2: TFA+VSA+BFA = 320 (Rolling Scrolling)	204
9.3. MCU to memory write/read direction	206
10. Tearing Effect Output.....	208
10.1. Tearing Effect Line Modes.....	208
10.2. Tearing Effect Line Timings	209
11. Sleep Out – Command and Self-Diagnostic Functions of the Display Module.....	210
11.1. Register loading Detection	210
11.2. Functionality Detection.....	211
12. Power ON/OFF Sequence	212
12.1. Case 1 – RESX line is held High or Unstable by Host at Power ON	212
12.2. Case 2 – RESX line is held Low by Host at Power ON	213
12.3. Uncontrolled Power Off	214
13. Power Level Definition	215
13.1. Power Levels.....	215
13.2. Power Flow Chart.....	216
14. Gamma Curves Selection	217
14.1. Gamma Default Values (T.B.D.)Gamma Curves.....	217
14.1. Gamma Curves	218
14.1.1. Gamma Curve 1 (GC0), applies the function $y=x^{2.2}$	218
14.1.2. Gamma Curve 2 (GC1), applies the function $y=x^{1.8}$	218
14.1.3. Gamma Curve 3 (GC2), applies the function $y=x^{2.5}$	218

14.1.4. Gamma Curve 4 (GC3), applies the function $y=x^{1.0}$	218
15. Reset	219
15.1. Registers	219
15.2. Output Pins, I/O Pins.....	220
15.3. Input Pins	220
15.4. Reset Timing	221
16. Configuration of Power Supply Circuit	222
17. NV Memory Programming Flow	224
18. Electrical Characteristics	225
18.1. Absolute Maximum Ratings	225
18.2. DC Characteristics	226
18.2.1. General DC Characteristics.....	226
18.3. AC Characteristics	227
18.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I system)	227
18.3.2. Display Parallel 18/16/9/8-bit Interface Timing Characteristics(8080- II system)	229
18.3.3. Display Serial Interface Timing Characteristics (3-line SPI system)	231
18.3.4. Display Serial Interface Timing Characteristics (4-line SPI system)	232
18.3.5. Parallel 18/16/6-bit RGB Interface Timing Characteristics	233
19. Revision History	234

1. Introduction

ILI9340D is a 262,144-color single-chip SOC driver for a-TFT liquid crystal display with resolution of 240RGBx320 dots, comprising a 720-channel source driver, a 320-channel gate driver, 172,800 bytes GRAM for graphic display data of 240RGBx320 dots, and power supply circuit.

ILI9340D supports parallel 8-/9-/16-/18-bit data bus MCU interface, 8-/16-/18-bit data bus RGB interface and 3-/4-line serial peripheral interface (SPI). The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.


ILI9340D can operate with 1.65V ~ 3.3V I/O interface voltage and an incorporated voltage follower circuit to generate voltage levels for driving an LCD. ILI9340D supports full color, 8-color display mode and sleep mode for precise power control by software and these features make the ILI9340D an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.

2. Features

- ◆ Display resolution: [240xRGB](H) x 320(V)
- ◆ Output:
 - 720 source outputs
 - 320 gate outputs
 - Common electrode output (VCOM)
- ◆ a-TFT LCD driver with on-chip full display RAM: 172,800 bytes
- ◆ System Interface
 - 8-bits, 9-bits, 16-bits, 18-bits interface with 8080- I /8080- II series MCU
 - 6-bits, 16-bits, 18-bits RGB interface with graphic controller
 - 3-wire / 4-wire serial interface
- ◆ Display mode:
 - Full color mode (Idle mode OFF): 262K-color
 - Reduce color mode (Idle mode ON): 8-color
- ◆ Power saving mode:
 - Sleep mode
- ◆ On chip functions:
 - VCOM generator and adjustment
 - Timing generator
 - Oscillator
 - DC/DC converter
 - Dot/Column inversion
 - 4 preset Gamma curves with separate RGB Gamma correction
- ◆ Dynamic backlight control
- ◆ MTP (2 times):
 - 8-bits for ID1, ID2, ID3
 - MADCTL (MX/MY/MV/RGB/REV)
 - 7-bits for VCOM adjustment

- ◆ Low -power consumption architecture
 - Low operating power supplies:
 - IOVCC = 1.65V ~ 3.3V (logic)
 - VCI = 2.5V ~ 3.3V (analog)
 - ◆ LCD Voltage drive:
 - Source/VCOM power supply voltage
 - DDVDH - GND = 4.5V ~ 6.0V
 - VCL - GND = -2.0V ~ -3.0V
 - VCI1 - VCL \leq 6.0V
 - Gate driver output voltage
 - VGH - GND = 10.0V ~ 20.0V
 - VGL - GND = -5.0V ~ -15.0V
 - VGH - VGL \leq 32.0V
 - VCOM driver output voltage
 - VCOM = -0.4 ~ -2.0 V
 - ◆ Operate temperature range: -40°C to 80°C
 - ◆ a-Si TFT LCD storage capacitor : Cst on Common structure only

3. Block Diagram



4. Pin Descriptions

Power Supply Pins			
Pin Name	I/O	Type	Descriptions
IOVCC	I	P	Low voltage power supply for interface logic circuits (1.65 ~ 3.3 V)
VDDI_LED	I	-	Power supply for LED driver interface. (1.65 ~ 3.3 V) If LED driver is not used, fix this pin at IOVCC.
VCI	I	Analog Power	High voltage power supply for analog circuit blocks (2.5 ~ 3.3 V)
VCORE	O	Digital Power	Regulated Low voltage level for interface circuits
DGND	P	Digital Ground	- DGND for the digital side: DGND = 0V. In case of COG, connect to GND on the FPC to prevent noise.
AGND	P	Analog Ground	- AGND for the analog side: AGND = 0V. In case of COG, connect to GND on the FPC to prevent noise.

Interface Logic Signals										
Pin Name	I/O	Type	Descriptions							
IM[3:0]	I	(IOVCC/GND)	- Select the MCU interface mode							
			IM3	IM2	IM1	IM0	MCU-Interface Mode			
			0	0	0	0	80 MCU 8-bit bus interface I	D[7:0] D[7:0]		
			0	0	0	1	80 MCU 16-bit bus interface I	D[7:0] D[15:0]		
			0	0	1	0	80 MCU 9-bit bus interface I	D[7:0] D[8:0]		
			0	0	1	1	80 MCU 18-bit bus interface I	D[7:0] D[17:0]		
			0	1	0	1	3-wire 9-bit data serial interface I	SDA: In/OUT		
			0	1	1	0	4-wire 8-bit data serial interface I	SDA: In/OUT		
			1	0	0	0	80 MCU 16-bit bus interface II	D[8:1] D[17:10] D[8:1]		
			1	0	0	1	80 MCU 8-bit bus interface II	D[17:10] D[17:10],		
			1	0	1	0	80 MCU 18-bit bus interface II	D[8:1] D[17:0]		
			1	0	1	1	80 MCU 9-bit bus interface II	D[17:10] D[17:9]		
			1	1	0	1	3-wire 9-bit data serial interface II	SDI: In SDO: Out		
			1	1	1	0	4-wire 8-bit data serial interface II	SDI: In SDO: Out		
MPU Parallel interface bus and serial interface select										
When the RGB Interface is used, the serial interface is selected for command setting.										
* : Fix these pins at IOVCC or GND.										
RESX	I	MCU (IOVCC/GND)	This signal will reset the device and must be applied properly to initialize the chip. Signal is active low.							
EXTC	I	MCU (IOVCC/GND)	Extended command set enable. Low: extended command set access is prohibited. High: extended command access set is accepted. Please connect EXTC to IOVCC to access extended registers (RB0h~RCFh, RE0h~RFFh)							
CSX	I	MCU (IOVCC/GND)	Chip select input pin (“Low” enable). This pin can be permanently fixed “Low” state in MPU interface mode only. * note1,2							
D/CX (SCL)	I	MCU (IOVCC/GND)	This pin is used to select “Data or Command” in the parallel interface or 4-wire 8-bit serial data interface. When DCX = ‘1’, data is selected. When DCX = ‘0’, command is selected. This pin is also used as serial interface clock in 3-wire 9-bit / 4-wire							

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

			8-bit serial data interface. If it's not used, this pin should be connected to IOVCC or GND.
RDX	I	MCU (IOVCC/GND)	8080- I /8080- II system (RDX): Serves as a read signal and MCU read data at the rising edge. <i>Fix to IOVCC or GND level when not in use.</i>
WRX (D/CX)	I	MCU (IOVCC/GND)	- 8080- I /8080- II system (WRX): Serves as a write signal and writes data at the rising edge. - 4-line system (D/CX): Serves as command or parameter select. <i>Fix to IOVCC or GND level when not in use.</i>
D[17:0]	I/O	MCU (IOVCC/GND)	18-bit parallel bi-directional data bus for MCU system and RGB interface mode <i>Fix to GND level when not in use</i>
SDI/SDA	I/O	MCU (IOVCC/GND)	When IM[3] : Low, Serial in/out signal. When IM[3] : High, Serial input signal. The data is applied on the rising edge of the SCL signal. If not used, fix this pin at IOVCC or GND.
SDO	O	MCU (IOVCC/GND)	Serial output signal. The data is outputted on the falling edge of the SCL signal. If not used, open this pin
TE	O	MCU (IOVCC/GND)	Tearing effect output pin to synchronize MPU to frame writing, activated by S/W command. When this pin is not activated, this pin is low. If not used, open this pin.
DOTCLK	I	MCU (IOVCC/GND)	Dot clock signal for RGB interface operation. <i>Fix to IOVCC or GND level when not in use.</i>
VSYNC	I	MCU (IOVCC/GND)	Frame synchronizing signal for RGB interface operation. <i>Fix to IOVCC or GND level when not in use.</i>
H SYNC	I	MCU (IOVCC/GND)	Line synchronizing signal for RGB interface operation. <i>Fix to IOVCC or GND level when not in use.</i>
DE	I	MCU (IOVCC/GND)	Data enable signal for RGB interface operation. <i>Fix to IOVCC or GND level when not in use.</i>

Note.

1. If CSX is connected to GND in Parallel interface mode, there will be no abnormal visible effect to the display module. Also there will be no restriction on using the Parallel Read/Write protocols, Power On/Off Sequences or other functions. Furthermore there will be no influence to the Power Consumption of the display module.
2. When CSX= ' 1 ' , there is no influence to the parallel and serial interface.

LCD Driver Input/Output Pins			
Pin Name	I/O	Type	Descriptions
S720~S1	O	Source	Source output signals.. <i>Leave the pin to open when not in use.</i>
G320~G1	O	Gate	Gate output signals. <i>Leave the pin to open when not in use.</i>
DDVDH	O	Stabilizing capacitor	Power supply for the source driver and VCOM driver
DDVDL	O	Stabilizing capacitor	Power supply for the source driver and VCOM driver
VGH	O	Power	Power supply for the gate driver. Adjust the VGH level with the BT[3:0] bits.
VGL	O	Power	Power supply for the gate driver. Adjust the VGL level with the BT[3:0] bits. Connect this pad with a stabilizing capacitor.
C11P, C11N	P	Step-up capacitor	Connect the charge-pumping capacitor on C11P/C11N for generating DDVDH level.
C12P, C12N	P	Step-up capacitor	Connect the charge-pumping capacitor on C12P/C12N for generating DDVDH level.
C21P, C21N	P	Step-up capacitor	Connect the charge-pumping capacitor on C21P/C21N for generating VGH, VGL level.
C41P, C41N	P	Step-up capacitor	Connect the charge-pumping capacitor on C41P/C41N for generating DDVDL level.
VREG1OUT	O	-	- Internal generated stable power for source driver unit. - The voltage level can be set by VRH1[4:0]. - VREG1OUT is a positive grayscale reference voltage of source driver. - VREG1OUT =3.6~5.5V
VGS	I	-	Low reference voltage for grayscale voltage generator. Connect an external resistor or to system ground.
VCOM	O	-	- The power supply of common voltage in DC VCOM driving. - The voltage range is set between -0.4V to -2.0V.
LEDPWM	O	-	Output pin for PWM (Pulse Width Modulation) signal of LED driving. If not used, open this pad.
LEDON	I	-	Output pin for enabling LED driving. If not used, open this pad.

Test Pins			
Pin Name	I/O	Type	Descriptions
DUMMYR1 DUMMYR2	I	-	Contact resistance measurement pad. In normal operation, leave this unconnected. These pads are at GND level. When measuring an ohmic resistance of the contact, do not apply any power.
DUMMY DUMMY22 DUMMY23 DUMMY24	-	Open	Input pads used only for test purpose at IC-side. During normal operation, leave these pads open.
TEST0~8 TESTOSC TEST_EN	I	Open	- Test pins Please leave these pins as open.

Liquid crystal power supply specifications Table

No.	Item	Description
1	TFT Source Driver	720 pins (240 x RGB)
2	TFT Gate Driver	320 pins
3	TFT Display's Capacitor Structure	Cst structure only (Cs on Common)
4	Liquid Crystal Drive Output	S1 ~ S720 V0 ~ V63 grayscales
		G1 ~ G320 VGH - VGL
		VCOM -0.4~2.0V
5	Input Voltage	IOVCC 1.65V ~ 3.30V
		VCI 2.50V ~ 3.30V
6	Liquid Crystal Drive Voltages	DDVDH 4.5V ~ 6.0V
		DDVDL -6.0V ~ -4.5V
		VGH 10.0V ~ 20.0V
		VGL -5.0V ~ -15.0V
		VCL -1.9V ~ -3.0V
		VGH - VGL Max. 32.0V
		VCI1 - VCL Max. 6.0V
7	Internal Step-up Circuits	DDVDH VCI1 x2
		DDVDL -(VCI1-VCL)
		VGH VCI1 x4, x5, x6
		VGL VCI1 x-3, x-4, x-5
		VCL VCI1 x-1

Note: VCI1 is an internal reference voltage for the step-up circuit1.

5. Pad Arrangement and Coordination




Chip Size: 15550um x 705um

Chip thickness : 280um (typ.)

Pad Location: Pad Center.

Coordinate Origin: Chip center

Au bump height: 12um (typ.)



No.	Pad name	X	Y	No.	Pad name	X	Y	No.	Pad name	X	Y	No.	Pad name	X	Y
1	DUMMY	-7292.5	-258	51	C12N	-4292.5	-258	101	DGND	-1292.5	-258	151	LEDPWM	2245	-258
2	DUMMY	-7232.5	-258	52	C12N	-4232.5	-258	102	DGND	-1232.5	-258	152	LEDON	2330	-258
3	DUMMY	-7172.5	-258	53	C11P	-4172.5	-258	103	DGND	-1172.5	-258	153	VDDI_LED	2402.5	-258
4	DUMMY	-7112.5	-258	54	C11P	-4112.5	-258	104	DGND	-1112.5	-258	154	VDDI_LED	2462.5	-258
5	DUMMY	-7052.5	-258	55	C11P	-4052.5	-258	105	DGND	-1052.5	-258	155	TEST2	2535	-258
6	DUMMY	-6992.5	-258	56	C11P	-3992.5	-258	106	DUMMY	-992.5	-258	156	TEST1	2620	-258
7	DUMMY	-6932.5	-258	57	C11P	-3932.5	-258	107	VGS	-932.5	-258	157	TEST0	2705	-258
8	DUMMY	-6872.5	-258	58	C11P	-3872.5	-258	108	VGS	-872.5	-258	158	TESTOSC	2790	-258
9	DUMMY	-6812.5	-258	59	C11P	-3812.5	-258	109	EXTC	-812.5	-258	159	TEST_EN	2875	-258
10	DUMMY	-6752.5	-258	60	C11N	-3752.5	-258	110	IM3	-752.5	-258	160	DUMMY	2960	-258
11	DUMMY	-6692.5	-258	61	C11N	-3692.5	-258	111	IM2	-692.5	-258	161	DUMMY	3032.5	-258
12	C21P	-6632.5	-258	62	C11N	-3632.5	-258	112	IM1	-632.5	-258	162	IOVCC	3092.5	-258
13	C21P	-6572.5	-258	63	C11N	-3572.5	-258	113	IM0	-572.5	-258	163	IOVCC	3152.5	-258
14	C21P	-6512.5	-258	64	C11N	-3512.5	-258	114	RESX	-512.5	-258	164	IOVCC	3212.5	-258
15	C21P	-6452.5	-258	65	C11N	-3452.5	-258	115	CSX	-452.5	-258	165	IOVCC	3272.5	-258
16	C21N	-6392.5	-258	66	C11N	-3392.5	-258	116	DCX	-392.5	-258	166	IOVCC	3332.5	-258
17	C21N	-6332.5	-258	67	DDVDH	-3332.5	-258	117	WRX	-332.5	-258	167	IOVCC	3392.5	-258
18	C21N	-6272.5	-258	68	DDVDH	-3272.5	-258	118	RDX	-272.5	-258	168	IOVCC	3452.5	-258
19	C21N	-6212.5	-258	69	DDVDH	-3212.5	-258	119	TEST8	-212.5	-258	169	VCORE	3512.5	-258
20	VGH	-6152.5	-258	70	DDVDH	-3152.5	-258	120	VSYNC	-152.5	-258	170	VCORE	3572.5	-258
21	VGH	-6092.5	-258	71	DDVDH	-3092.5	-258	121	HSYNC	-92.5	-258	171	VCORE	3632.5	-258
22	VGH	-6032.5	-258	72	DDVDH	-3032.5	-258	122	ENABLE	-32.5	-258	172	VCORE	3692.5	-258
23	VGH	-5972.5	-258	73	DDVDH	-2972.5	-258	123	DOTCLK	27.5	-258	173	VCORE	3752.5	-258
24	VGH	-5912.5	-258	74	VCI	-2912.5	-258	124	TEST7	87.5	-258	174	VCORE	3812.5	-258
25	DUMMY	-5852.5	-258	75	VCI	-2852.5	-258	125	SDA	160	-258	175	VCORE	3872.5	-258
26	VGL	-5792.5	-258	76	VCI	-2792.5	-258	126	DB[0]	245	-258	176	VCORE	3932.5	-258
27	VGL	-5732.5	-258	77	VCI	-2732.5	-258	127	DB[1]	330	-258	177	VCORE	3992.5	-258
28	VGL	-5672.5	-258	78	VCI	-2672.5	-258	128	DB[2]	415	-258	178	VCORE	4052.5	-258
29	VGL	-5612.5	-258	79	VCI	-2612.5	-258	129	DB[3]	500	-258	179	VCORE	4112.5	-258
30	VGL	-5552.5	-258	80	VCI	-2552.5	-258	130	DUMMY	572.5	-258	180	VCORE	4172.5	-258
31	VGL	-5492.5	-258	81	VCI	-2492.5	-258	131	DB[4]	645	-258	181	VCORE	4232.5	-258
32	DUMMY	-5432.5	-258	82	AGND	-2432.5	-258	132	DB[5]	730	-258	182	VCORE	4292.5	-258
33	DUMMY	-5372.5	-258	83	AGND	-2372.5	-258	133	DB[6]	815	-258	183	DUMMY	4352.5	-258
34	DUMMY	-5312.5	-258	84	AGND	-2312.5	-258	134	DB[7]	900	-258	184	VREG1OUT	4412.5	-258
35	DUMMY	-5252.5	-258	85	AGND	-2252.5	-258	135	TEST6	972.5	-258	185	VREG1OUT	4472.5	-258
36	DUMMY	-5192.5	-258	86	AGND	-2192.5	-258	136	DB[8]	1045	-258	186	VREG1OUT	4532.5	-258
37	DUMMY	-5132.5	-258	87	AGND	-2132.5	-258	137	DB[9]	1130	-258	187	VREG1OUT	4592.5	-258
38	DUMMY	-5072.5	-258	88	AGND	-2072.5	-258	138	DB[10]	1215	-258	188	DUMMY	4652.5	-258
39	C12P	-5012.5	-258	89	AGND	-2012.5	-258	139	DB[11]	1300	-258	189	DUMMY	4712.5	-258
40	C12P	-4952.5	-258	90	AGND	-1952.5	-258	140	TEST5	1372.5	-258	190	DDVDL	4772.5	-258
41	C12P	-4892.5	-258	91	AGND	-1892.5	-258	141	DB[12]	1445	-258	191	DDVDL	4832.5	-258
42	C12P	-4832.5	-258	92	AGND	-1832.5	-258	142	DB[13]	1530	-258	192	DDVDL	4892.5	-258
43	C12P	-4772.5	-258	93	AGND	-1772.5	-258	143	DB[14]	1615	-258	193	DDVDL	4952.5	-258
44	C12P	-4712.5	-258	94	AGND	-1712.5	-258	144	DB[15]	1700	-258	194	DDVDL	5012.5	-258
45	C12P	-4652.5	-258	95	AGND	-1652.5	-258	145	TEST4	1772.5	-258	195	DDVDL	5072.5	-258
46	C12N	-4592.5	-258	96	AGND	-1592.5	-258	146	DB[16]	1845	-258	196	DDVDL	5132.5	-258
47	C12N	-4532.5	-258	97	AGND	-1532.5	-258	147	DB[17]	1930	-258	197	DDVDL	5192.5	-258
48	C12N	-4472.5	-258	98	DGND	-1472.5	-258	148	TEST3	2002.5	-258	198	C41P	5252.5	-258
49	C12N	-4412.5	-258	99	DGND	-1412.5	-258	149	TE	2075	-258	199	C41P	5312.5	-258
50	C12N	-4352.5	-258	100	DGND	-1352.5	-258	150	SDO	2160	-258	200	C41P	5372.5	-258

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

No.	Pad name	X	Y	No.	Pad name	X	Y	No.	Pad name	X	Y	No.	Pad name	X	Y
201	C41P	5432.5	-258	251	G32	7147	256	301	G132	6447	256	351	G232	5747	256
202	C41P	5492.5	-258	252	G34	7133	125	302	G134	6433	125	352	G234	5733	125
203	C41P	5552.5	-258	253	G36	7119	256	303	G136	6419	256	353	G236	5719	256
204	C41P	5612.5	-258	254	G38	7105	125	304	G138	6405	125	354	G238	5705	125
205	C41P	5672.5	-258	255	G40	7091	256	305	G140	6391	256	355	G240	5691	256
206	C41N	5732.5	-258	256	G42	7077	125	306	G142	6377	125	356	G242	5677	125
207	C41N	5792.5	-258	257	G44	7063	256	307	G144	6363	256	357	G244	5663	256
208	C41N	5852.5	-258	258	G46	7049	125	308	G146	6349	125	358	G246	5649	125
209	C41N	5912.5	-258	259	G48	7035	256	309	G148	6335	256	359	G248	5635	256
210	C41N	5972.5	-258	260	G50	7021	125	310	G150	6321	125	360	G250	5621	125
211	C41N	6032.5	-258	261	G52	7007	256	311	G152	6307	256	361	G252	5607	256
212	C41N	6092.5	-258	262	G54	6993	125	312	G154	6293	125	362	G254	5593	125
213	C41N	6152.5	-258	263	G56	6979	256	313	G156	6279	256	363	G256	5579	256
214	DUMMYR1	6212.5	-258	264	G58	6965	125	314	G158	6265	125	364	G258	5565	125
215	DUMMYR2	6272.5	-258	265	G60	6951	256	315	G160	6251	256	365	G260	5551	256
216	DUMMY	6332.5	-258	266	G62	6937	125	316	G162	6237	125	366	G262	5537	125
217	DUMMY	6392.5	-258	267	G64	6923	256	317	G164	6223	256	367	G264	5523	256
218	DUMMY	6452.5	-258	268	G66	6909	125	318	G166	6209	125	368	G266	5509	125
219	DUMMY	6512.5	-258	269	G68	6895	256	319	G168	6195	256	369	G268	5495	256
220	DUMMY	6572.5	-258	270	G70	6881	125	320	G170	6181	125	370	G270	5481	125
221	DUMMY	6632.5	-258	271	G72	6867	256	321	G172	6167	256	371	G272	5467	256
222	DUMMY	6692.5	-258	272	G74	6853	125	322	G174	6153	125	372	G274	5453	125
223	VCOM	6752.5	-258	273	G76	6839	256	323	G176	6139	256	373	G276	5439	256
224	VCOM	6812.5	-258	274	G78	6825	125	324	G178	6125	125	374	G278	5425	125
225	VCOM	6872.5	-258	275	G80	6811	256	325	G180	6111	256	375	G280	5411	256
226	VCOM	6932.5	-258	276	G82	6797	125	326	G182	6097	125	376	G282	5397	125
227	VCOM	6992.5	-258	277	G84	6783	256	327	G184	6083	256	377	G284	5383	256
228	VCOM	7052.5	-258	278	G86	6769	125	328	G186	6069	125	378	G286	5369	125
229	VCOM	7112.5	-258	279	G88	6755	256	329	G188	6055	256	379	G288	5355	256
230	VCOM	7172.5	-258	280	G90	6741	125	330	G190	6041	125	380	G290	5341	125
231	DUMMY	7232.5	-258	281	G92	6727	256	331	G192	6027	256	381	G292	5327	256
232	DUMMY	7292.5	-258	282	G94	6713	125	332	G194	6013	125	382	G294	5313	125
233	DUMMY	7399	256	283	G96	6699	256	333	G196	5999	256	383	G296	5299	256
234	DUMMY	7385	125	284	G98	6685	125	334	G198	5985	125	384	G298	5285	125
235	DUMMY	7371	256	285	G100	6671	256	335	G200	5971	256	385	G300	5271	256
236	G2	7357	125	286	G102	6657	125	336	G202	5957	125	386	G302	5257	125
237	G4	7343	256	287	G104	6643	256	337	G204	5943	256	387	G304	5243	256
238	G6	7329	125	288	G106	6629	125	338	G206	5929	125	388	G306	5229	125
239	G8	7315	256	289	G108	6615	256	339	G208	5915	256	389	G308	5215	256
240	G10	7301	125	290	G110	6601	125	340	G210	5901	125	390	G310	5201	125
241	G12	7287	256	291	G112	6587	256	341	G212	5887	256	391	G312	5187	256
242	G14	7273	125	292	G114	6573	125	342	G214	5873	125	392	G314	5173	125
243	G16	7259	256	293	G116	6559	256	343	G216	5859	256	393	G316	5159	256
244	G18	7245	125	294	G118	6545	125	344	G218	5845	125	394	G318	5145	125
245	G20	7231	256	295	G120	6531	256	345	G220	5831	256	395	G320	5131	256
246	G22	7217	125	296	G122	6517	125	346	G222	5817	125	396	S720	5075	125
247	G24	7203	256	297	G124	6503	256	347	G224	5803	256	397	S719	5061	256
248	G26	7189	125	298	G126	6489	125	348	G226	5789	125	398	S718	5047	125
249	G28	7175	256	299	G128	6475	256	349	G228	5775	256	399	S717	5033	256
250	G30	7161	125	300	G130	6461	125	350	G230	5761	125	400	S716	5019	125

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

No.	Pad name	X	Y	No.	Pad name	X	Y	No.	Pad name	X	Y	No.	Pad name	X	Y
401	S715	5005	256	451	S665	4305	256	501	S615	3605	256	551	S565	2905	256
402	S714	4991	125	452	S664	4291	125	502	S614	3591	125	552	S564	2891	125
403	S713	4977	256	453	S663	4277	256	503	S613	3577	256	553	S563	2877	256
404	S712	4963	125	454	S662	4263	125	504	S612	3563	125	554	S562	2863	125
405	S711	4949	256	455	S661	4249	256	505	S611	3549	256	555	S561	2849	256
406	S710	4935	125	456	S660	4235	125	506	S610	3535	125	556	S560	2835	125
407	S709	4921	256	457	S659	4221	256	507	S609	3521	256	557	S559	2821	256
408	S708	4907	125	458	S658	4207	125	508	S608	3507	125	558	S558	2807	125
409	S707	4893	256	459	S657	4193	256	509	S607	3493	256	559	S557	2793	256
410	S706	4879	125	460	S656	4179	125	510	S606	3479	125	560	S556	2779	125
411	S705	4865	256	461	S655	4165	256	511	S605	3465	256	561	S555	2765	256
412	S704	4851	125	462	S654	4151	125	512	S604	3451	125	562	S554	2751	125
413	S703	4837	256	463	S653	4137	256	513	S603	3437	256	563	S553	2737	256
414	S702	4823	125	464	S652	4123	125	514	S602	3423	125	564	S552	2723	125
415	S701	4809	256	465	S651	4109	256	515	S601	3409	256	565	S551	2709	256
416	S700	4795	125	466	S650	4095	125	516	S600	3395	125	566	S550	2695	125
417	S699	4781	256	467	S649	4081	256	517	S599	3381	256	567	S549	2681	256
418	S698	4767	125	468	S648	4067	125	518	S598	3367	125	568	S548	2667	125
419	S697	4753	256	469	S647	4053	256	519	S597	3353	256	569	S547	2653	256
420	S696	4739	125	470	S646	4039	125	520	S596	3339	125	570	S546	2639	125
421	S695	4725	256	471	S645	4025	256	521	S595	3325	256	571	S545	2625	256
422	S694	4711	125	472	S644	4011	125	522	S594	3311	125	572	S544	2611	125
423	S693	4697	256	473	S643	3997	256	523	S593	3297	256	573	S543	2597	256
424	S692	4683	125	474	S642	3983	125	524	S592	3283	125	574	S542	2583	125
425	S691	4669	256	475	S641	3969	256	525	S591	3269	256	575	S541	2569	256
426	S690	4655	125	476	S640	3955	125	526	S590	3255	125	576	S540	2555	125
427	S689	4641	256	477	S639	3941	256	527	S589	3241	256	577	S539	2541	256
428	S688	4627	125	478	S638	3927	125	528	S588	3227	125	578	S538	2527	125
429	S687	4613	256	479	S637	3913	256	529	S587	3213	256	579	S537	2513	256
430	S686	4599	125	480	S636	3899	125	530	S586	3199	125	580	S536	2499	125
431	S685	4585	256	481	S635	3885	256	531	S585	3185	256	581	S535	2485	256
432	S684	4571	125	482	S634	3871	125	532	S584	3171	125	582	S534	2471	125
433	S683	4557	256	483	S633	3857	256	533	S583	3157	256	583	S533	2457	256
434	S682	4543	125	484	S632	3843	125	534	S582	3143	125	584	S532	2443	125
435	S681	4529	256	485	S631	3829	256	535	S581	3129	256	585	S531	2429	256
436	S680	4515	125	486	S630	3815	125	536	S580	3115	125	586	S530	2415	125
437	S679	4501	256	487	S629	3801	256	537	S579	3101	256	587	S529	2401	256
438	S678	4487	125	488	S628	3787	125	538	S578	3087	125	588	S528	2387	125
439	S677	4473	256	489	S627	3773	256	539	S577	3073	256	589	S527	2373	256
440	S676	4459	125	490	S626	3759	125	540	S576	3059	125	590	S526	2359	125
441	S675	4445	256	491	S625	3745	256	541	S575	3045	256	591	S525	2345	256
442	S674	4431	125	492	S624	3731	125	542	S574	3031	125	592	S524	2331	125
443	S673	4417	256	493	S623	3717	256	543	S573	3017	256	593	S523	2317	256
444	S672	4403	125	494	S622	3703	125	544	S572	3003	125	594	S522	2303	125
445	S671	4389	256	495	S621	3689	256	545	S571	2989	256	595	S521	2289	256
446	S670	4375	125	496	S620	3675	125	546	S570	2975	125	596	S520	2275	125
447	S669	4361	256	497	S619	3661	256	547	S569	2961	256	597	S519	2261	256
448	S668	4347	125	498	S618	3647	125	548	S568	2947	125	598	S518	2247	125
449	S667	4333	256	499	S617	3633	256	549	S567	2933	256	599	S517	2233	256
450	S666	4319	125	500	S616	3619	125	550	S566	2919	125	600	S516	2219	125

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

No.	Pad name	X	Y	No.	Pad name	X	Y	No.	Pad name	X	Y	No.	Pad name	X	Y
601	S515	2205	256	651	S465	1505	256	701	S415	805	256	751	S365	105	256
602	S514	2191	125	652	S464	1491	125	702	S414	791	125	752	S364	91	125
603	S513	2177	256	653	S463	1477	256	703	S413	777	256	753	S363	77	256
604	S512	2163	125	654	S462	1463	125	704	S412	763	125	754	S362	63	125
605	S511	2149	256	655	S461	1449	256	705	S411	749	256	755	S361	49	256
606	S510	2135	125	656	S460	1435	125	706	S410	735	125	756	S360	-49	125
607	S509	2121	256	657	S459	1421	256	707	S409	721	256	757	S359	-63	256
608	S508	2107	125	658	S458	1407	125	708	S408	707	125	758	S358	-77	125
609	S507	2093	256	659	S457	1393	256	709	S407	693	256	759	S357	-91	256
610	S506	2079	125	660	S456	1379	125	710	S406	679	125	760	S356	-105	125
611	S505	2065	256	661	S455	1365	256	711	S405	665	256	761	S355	-119	256
612	S504	2051	125	662	S454	1351	125	712	S404	651	125	762	S354	-133	125
613	S503	2037	256	663	S453	1337	256	713	S403	637	256	763	S353	-147	256
614	S502	2023	125	664	S452	1323	125	714	S402	623	125	764	S352	-161	125
615	S501	2009	256	665	S451	1309	256	715	S401	609	256	765	S351	-175	256
616	S500	1995	125	666	S450	1295	125	716	S400	595	125	766	S350	-189	125
617	S499	1981	256	667	S449	1281	256	717	S399	581	256	767	S349	-203	256
618	S498	1967	125	668	S448	1267	125	718	S398	567	125	768	S348	-217	125
619	S497	1953	256	669	S447	1253	256	719	S397	553	256	769	S347	-231	256
620	S496	1939	125	670	S446	1239	125	720	S396	539	125	770	S346	-245	125
621	S495	1925	256	671	S445	1225	256	721	S395	525	256	771	S345	-259	256
622	S494	1911	125	672	S444	1211	125	722	S394	511	125	772	S344	-273	125
623	S493	1897	256	673	S443	1197	256	723	S393	497	256	773	S343	-287	256
624	S492	1883	125	674	S442	1183	125	724	S392	483	125	774	S342	-301	125
625	S491	1869	256	675	S441	1169	256	725	S391	469	256	775	S341	-315	256
626	S490	1855	125	676	S440	1155	125	726	S390	455	125	776	S340	-329	125
627	S489	1841	256	677	S439	1141	256	727	S389	441	256	777	S339	-343	256
628	S488	1827	125	678	S438	1127	125	728	S388	427	125	778	S338	-357	125
629	S487	1813	256	679	S437	1113	256	729	S387	413	256	779	S337	-371	256
630	S486	1799	125	680	S436	1099	125	730	S386	399	125	780	S336	-385	125
631	S485	1785	256	681	S435	1085	256	731	S385	385	256	781	S335	-399	256
632	S484	1771	125	682	S434	1071	125	732	S384	371	125	782	S334	-413	125
633	S483	1757	256	683	S433	1057	256	733	S383	357	256	783	S333	-427	256
634	S482	1743	125	684	S432	1043	125	734	S382	343	125	784	S332	-441	125
635	S481	1729	256	685	S431	1029	256	735	S381	329	256	785	S331	-455	256
636	S480	1715	125	686	S430	1015	125	736	S380	315	125	786	S330	-469	125
637	S479	1701	256	687	S429	1001	256	737	S379	301	256	787	S329	-483	256
638	S478	1687	125	688	S428	987	125	738	S378	287	125	788	S328	-497	125
639	S477	1673	256	689	S427	973	256	739	S377	273	256	789	S327	-511	256
640	S476	1659	125	690	S426	959	125	740	S376	259	125	790	S326	-525	125
641	S475	1645	256	691	S425	945	256	741	S375	245	256	791	S325	-539	256
642	S474	1631	125	692	S424	931	125	742	S374	231	125	792	S324	-553	125
643	S473	1617	256	693	S423	917	256	743	S373	217	256	793	S323	-567	256
644	S472	1603	125	694	S422	903	125	744	S372	203	125	794	S322	-581	125
645	S471	1589	256	695	S421	889	256	745	S371	189	256	795	S321	-595	256
646	S470	1575	125	696	S420	875	125	746	S370	175	125	796	S320	-609	125
647	S469	1561	256	697	S419	861	256	747	S369	161	256	797	S319	-623	256
648	S468	1547	125	698	S418	847	125	748	S368	147	125	798	S318	-637	125
649	S467	1533	256	699	S417	833	256	749	S367	133	256	799	S317	-651	256
650	S466	1519	125	700	S416	819	125	750	S366	119	125	800	S316	-665	125

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

No.	Pad name	X	Y	No.	Pad name	X	Y	No.	Pad name	X	Y	No.	Pad name	X	Y
801	S315	-679	256	851	S265	-1379	256	901	S215	-2079	256	951	S165	-2779	256
802	S314	-693	125	852	S264	-1393	125	902	S214	-2093	125	952	S164	-2793	125
803	S313	-707	256	853	S263	-1407	256	903	S213	-2107	256	953	S163	-2807	256
804	S312	-721	125	854	S262	-1421	125	904	S212	-2121	125	954	S162	-2821	125
805	S311	-735	256	855	S261	-1435	256	905	S211	-2135	256	955	S161	-2835	256
806	S310	-749	125	856	S260	-1449	125	906	S210	-2149	125	956	S160	-2849	125
807	S309	-763	256	857	S259	-1463	256	907	S209	-2163	256	957	S159	-2863	256
808	S308	-777	125	858	S258	-1477	125	908	S208	-2177	125	958	S158	-2877	125
809	S307	-791	256	859	S257	-1491	256	909	S207	-2191	256	959	S157	-2891	256
810	S306	-805	125	860	S256	-1505	125	910	S206	-2205	125	960	S156	-2905	125
811	S305	-819	256	861	S255	-1519	256	911	S205	-2219	256	961	S155	-2919	256
812	S304	-833	125	862	S254	-1533	125	912	S204	-2233	125	962	S154	-2933	125
813	S303	-847	256	863	S253	-1547	256	913	S203	-2247	256	963	S153	-2947	256
814	S302	-861	125	864	S252	-1561	125	914	S202	-2261	125	964	S152	-2961	125
815	S301	-875	256	865	S251	-1575	256	915	S201	-2275	256	965	S151	-2975	256
816	S300	-889	125	866	S250	-1589	125	916	S200	-2289	125	966	S150	-2989	125
817	S299	-903	256	867	S249	-1603	256	917	S199	-2303	256	967	S149	-3003	256
818	S298	-917	125	868	S248	-1617	125	918	S198	-2317	125	968	S148	-3017	125
819	S297	-931	256	869	S247	-1631	256	919	S197	-2331	256	969	S147	-3031	256
820	S296	-945	125	870	S246	-1645	125	920	S196	-2345	125	970	S146	-3045	125
821	S295	-959	256	871	S245	-1659	256	921	S195	-2359	256	971	S145	-3059	256
822	S294	-973	125	872	S244	-1673	125	922	S194	-2373	125	972	S144	-3073	125
823	S293	-987	256	873	S243	-1687	256	923	S193	-2387	256	973	S143	-3087	256
824	S292	-1001	125	874	S242	-1701	125	924	S192	-2401	125	974	S142	-3101	125
825	S291	-1015	256	875	S241	-1715	256	925	S191	-2415	256	975	S141	-3115	256
826	S290	-1029	125	876	S240	-1729	125	926	S190	-2429	125	976	S140	-3129	125
827	S289	-1043	256	877	S239	-1743	256	927	S189	-2443	256	977	S139	-3143	256
828	S288	-1057	125	878	S238	-1757	125	928	S188	-2457	125	978	S138	-3157	125
829	S287	-1071	256	879	S237	-1771	256	929	S187	-2471	256	979	S137	-3171	256
830	S286	-1085	125	880	S236	-1785	125	930	S186	-2485	125	980	S136	-3185	125
831	S285	-1099	256	881	S235	-1799	256	931	S185	-2499	256	981	S135	-3199	256
832	S284	-1113	125	882	S234	-1813	125	932	S184	-2513	125	982	S134	-3213	125
833	S283	-1127	256	883	S233	-1827	256	933	S183	-2527	256	983	S133	-3227	256
834	S282	-1141	125	884	S232	-1841	125	934	S182	-2541	125	984	S132	-3241	125
835	S281	-1155	256	885	S231	-1855	256	935	S181	-2555	256	985	S131	-3255	256
836	S280	-1169	125	886	S230	-1869	125	936	S180	-2569	125	986	S130	-3269	125
837	S279	-1183	256	887	S229	-1883	256	937	S179	-2583	256	987	S129	-3283	256
838	S278	-1197	125	888	S228	-1897	125	938	S178	-2597	125	988	S128	-3297	125
839	S277	-1211	256	889	S227	-1911	256	939	S177	-2611	256	989	S127	-3311	256
840	S276	-1225	125	890	S226	-1925	125	940	S176	-2625	125	990	S126	-3325	125
841	S275	-1239	256	891	S225	-1939	256	941	S175	-2639	256	991	S125	-3339	256
842	S274	-1253	125	892	S224	-1953	125	942	S174	-2653	125	992	S124	-3353	125
843	S273	-1267	256	893	S223	-1967	256	943	S173	-2667	256	993	S123	-3367	256
844	S272	-1281	125	894	S222	-1981	125	944	S172	-2681	125	994	S122	-3381	125
845	S271	-1295	256	895	S221	-1995	256	945	S171	-2695	256	995	S121	-3395	256
846	S270	-1309	125	896	S220	-2009	125	946	S170	-2709	125	996	S120	-3409	125
847	S269	-1323	256	897	S219	-2023	256	947	S169	-2723	256	997	S119	-3423	256
848	S268	-1337	125	898	S218	-2037	125	948	S168	-2737	125	998	S118	-3437	125
849	S267	-1351	256	899	S217	-2051	256	949	S167	-2751	256	999	S117	-3451	256
850	S266	-1365	125	900	S216	-2065	125	950	S166	-2765	125	1000	S116	-3465	125

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.


No.	Pad name	X	Y	No.	Pad name	X	Y	No.	Pad name	X	Y	No.	Pad name	X	Y
1001	S115	-3479	256	1051	S65	-4179	256	1101	S15	-4879	256	1151	G249	-5621	256
1002	S114	-3493	125	1052	S64	-4193	125	1102	S14	-4893	125	1152	G247	-5635	125
1003	S113	-3507	256	1053	S63	-4207	256	1103	S13	-4907	256	1153	G245	-5649	256
1004	S112	-3521	125	1054	S62	-4221	125	1104	S12	-4921	125	1154	G243	-5663	125
1005	S111	-3535	256	1055	S61	-4235	256	1105	S11	-4935	256	1155	G241	-5677	256
1006	S110	-3549	125	1056	S60	-4249	125	1106	S10	-4949	125	1156	G239	-5691	125
1007	S109	-3563	256	1057	S59	-4263	256	1107	S9	-4963	256	1157	G237	-5705	256
1008	S108	-3577	125	1058	S58	-4277	125	1108	S8	-4977	125	1158	G235	-5719	125
1009	S107	-3591	256	1059	S57	-4291	256	1109	S7	-4991	256	1159	G233	-5733	256
1010	S106	-3605	125	1060	S56	-4305	125	1110	S6	-5005	125	1160	G231	-5747	125
1011	S105	-3619	256	1061	S55	-4319	256	1111	S5	-5019	256	1161	G229	-5761	256
1012	S104	-3633	125	1062	S54	-4333	125	1112	S4	-5033	125	1162	G227	-5775	125
1013	S103	-3647	256	1063	S53	-4347	256	1113	S3	-5047	256	1163	G225	-5789	256
1014	S102	-3661	125	1064	S52	-4361	125	1114	S2	-5061	125	1164	G223	-5803	125
1015	S101	-3675	256	1065	S51	-4375	256	1115	S1	-5075	256	1165	G221	-5817	256
1016	S100	-3689	125	1066	S50	-4389	125	1116	G319	-5131	125	1166	G219	-5831	125
1017	S99	-3703	256	1067	S49	-4403	256	1117	G317	-5145	256	1167	G217	-5845	256
1018	S98	-3717	125	1068	S48	-4417	125	1118	G315	-5159	125	1168	G215	-5859	125
1019	S97	-3731	256	1069	S47	-4431	256	1119	G313	-5173	256	1169	G213	-5873	256
1020	S96	-3745	125	1070	S46	-4445	125	1120	G311	-5187	125	1170	G211	-5887	125
1021	S95	-3759	256	1071	S45	-4459	256	1121	G309	-5201	256	1171	G209	-5901	256
1022	S94	-3773	125	1072	S44	-4473	125	1122	G307	-5215	125	1172	G207	-5915	125
1023	S93	-3787	256	1073	S43	-4487	256	1123	G305	-5229	256	1173	G205	-5929	256
1024	S92	-3801	125	1074	S42	-4501	125	1124	G303	-5243	125	1174	G203	-5943	125
1025	S91	-3815	256	1075	S41	-4515	256	1125	G301	-5257	256	1175	G201	-5957	256
1026	S90	-3829	125	1076	S40	-4529	125	1126	G299	-5271	125	1176	G199	-5971	125
1027	S89	-3843	256	1077	S39	-4543	256	1127	G297	-5285	256	1177	G197	-5985	256
1028	S88	-3857	125	1078	S38	-4557	125	1128	G295	-5299	125	1178	G195	-5999	125
1029	S87	-3871	256	1079	S37	-4571	256	1129	G293	-5313	256	1179	G193	-6013	256
1030	S86	-3885	125	1080	S36	-4585	125	1130	G291	-5327	125	1180	G191	-6027	125
1031	S85	-3899	256	1081	S35	-4599	256	1131	G289	-5341	256	1181	G189	-6041	256
1032	S84	-3913	125	1082	S34	-4613	125	1132	G287	-5355	125	1182	G187	-6055	125
1033	S83	-3927	256	1083	S33	-4627	256	1133	G285	-5369	256	1183	G185	-6069	256
1034	S82	-3941	125	1084	S32	-4641	125	1134	G283	-5383	125	1184	G183	-6083	125
1035	S81	-3955	256	1085	S31	-4655	256	1135	G281	-5397	256	1185	G181	-6097	256
1036	S80	-3969	125	1086	S30	-4669	125	1136	G279	-5411	125	1186	G179	-6111	125
1037	S79	-3983	256	1087	S29	-4683	256	1137	G277	-5425	256	1187	G177	-6125	256
1038	S78	-3997	125	1088	S28	-4697	125	1138	G275	-5439	125	1188	G175	-6139	125
1039	S77	-4011	256	1089	S27	-4711	256	1139	G273	-5453	256	1189	G173	-6153	256
1040	S76	-4025	125	1090	S26	-4725	125	1140	G271	-5467	125	1190	G171	-6167	125
1041	S75	-4039	256	1091	S25	-4739	256	1141	G269	-5481	256	1191	G169	-6181	256
1042	S74	-4053	125	1092	S24	-4753	125	1142	G267	-5495	125	1192	G167	-6195	125
1043	S73	-4067	256	1093	S23	-4767	256	1143	G265	-5509	256	1193	G165	-6209	256
1044	S72	-4081	125	1094	S22	-4781	125	1144	G263	-5523	125	1194	G163	-6223	125
1045	S71	-4095	256	1095	S21	-4795	256	1145	G261	-5537	256	1195	G161	-6237	256
1046	S70	-4109	125	1096	S20	-4809	125	1146	G259	-5551	125	1196	G159	-6251	125
1047	S69	-4123	256	1097	S19	-4823	256	1147	G257	-5565	256	1197	G157	-6265	256
1048	S68	-4137	125	1098	S18	-4837	125	1148	G255	-5579	125	1198	G155	-6279	125
1049	S67	-4151	256	1099	S17	-4851	256	1149	G253	-5593	256	1199	G153	-6293	256
1050	S66	-4165	125	1100	S16	-4865	125	1150	G251	-5607	125	1200	G151	-6307	125

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

No.	Pad name	X	Y	No.	Pad name	X	Y
1201	G149	-6321	256	1251	G49	-7021	256
1202	G147	-6335	125	1252	G47	-7035	125
1203	G145	-6349	256	1253	G45	-7049	256
1204	G143	-6363	125	1254	G43	-7063	125
1205	G141	-6377	256	1255	G41	-7077	256
1206	G139	-6391	125	1256	G39	-7091	125
1207	G137	-6405	256	1257	G37	-7105	256
1208	G135	-6419	125	1258	G35	-7119	125
1209	G133	-6433	256	1259	G33	-7133	256
1210	G131	-6447	125	1260	G31	-7147	125
1211	G129	-6461	256	1261	G29	-7161	256
1212	G127	-6475	125	1262	G27	-7175	125
1213	G125	-6489	256	1263	G25	-7189	256
1214	G123	-6503	125	1264	G23	-7203	125
1215	G121	-6517	256	1265	G21	-7217	256
1216	G119	-6531	125	1266	G19	-7231	125
1217	G117	-6545	256	1267	G17	-7245	256
1218	G115	-6559	125	1268	G15	-7259	125
1219	G113	-6573	256	1269	G13	-7273	256
1220	G111	-6587	125	1270	G11	-7287	125
1221	G109	-6601	256	1271	G9	-7301	256
1222	G107	-6615	125	1272	G7	-7315	125
1223	G105	-6629	256	1273	G5	-7329	256
1224	G103	-6643	125	1274	G3	-7343	125
1225	G101	-6657	256	1275	G1	-7357	256
1226	G99	-6671	125	1276	DUMMY22	-7371	125
1227	G97	-6685	256	1277	DUMMY23	-7385	256
1228	G95	-6699	125	1278	DUMMY24	-7399	125
1229	G93	-6713	256				
1230	G91	-6727	125				
1231	G89	-6741	256				
1232	G87	-6755	125				
1233	G85	-6769	256				
1234	G83	-6783	125				
1235	G81	-6797	256				
1236	G79	-6811	125				
1237	G77	-6825	256				
1238	G75	-6839	125				
1239	G73	-6853	256				
1240	G71	-6867	125				
1241	G69	-6881	256				
1242	G67	-6895	125				
1243	G65	-6909	256				
1244	G63	-6923	125				
1245	G61	-6937	256				
1246	G59	-6951	125				
1247	G57	-6965	256				
1248	G55	-6979	125				
1249	G53	-6993	256				
1250	G51	-7007	125				

Alignment mark	X	Y
Left COG Align	-7480	253
Right COG Align	7480	253

BUMP Size



6. Block Function Description

MCU System Interface

ILI9340D provides four kinds of MCU system interface with 8080- I /8080- II series parallel interface and 3-/4-line serial interface. The selection of the given interfaces are done by external IM [3:0] pins and shown as below:

IM3	IM2	IM1	IM0	MCU-Interface Mode	Pins in use	
					Register/Content	GRAM
0	0	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0],WRX,RDX,CSX,D/CX
0	0	0	1	8080 MCU 16-bit bus interface I	D[7:0]	D[15:0],WRX,RDX,CSX,D/CX
0	0	1	0	8080 MCU 9-bit bus interface I	D[7:0]	D[8:0],WRX,RDX,CSX,D/CX
0	0	1	1	8080 MCU 18-bit bus interface I	D[7:0]	D[17:0],WRX,RDX,CSX,D/CX
0	1	0	1	3-wire 9-bit data serial interface I	SCL,SDA,CSX	
0	1	1	0	4-wire 8-bit data serial interface I	SCL,SDA,D/CX,CSX	
1	0	0	0	8080 MCU 16-bit bus interface II	D[8:1]	D[17:10], D[8:1], WRX,RDX,CSX,D/CX
1	0	0	1	8080 MCU 8-bit bus interface II	D[17:10]	D[17:10], WRX,RDX,CSX,D/CX
1	0	1	0	8080 MCU 18-bit bus interface II	D[8:1]	D[17:0], WRX,RDX,CSX,D/CX D
1	0	1	1	8080 MCU 9-bit bus interface II	D[17:10]	[17:9], WRX,RDX,CSX,D/CX
1	1	0	1	3-wire 9-bit data serial interface II	SCL,SDI,SDO, CSX	
1	1	1	0	4-wire 8-bit data serial interface II	SCL,SDI,D/CX,SDO, CSX	

In 8080- I /8080- II series parallel interface, the registers are accessed by the D[17:0] data pins.

8080- I Series				8080- II Series				Operation
CSX	D/CX	RDX	WRX	CSX	D/CX	RDX	WRX	
“L”	“L”	“H”	□	“L”	“L”	“H”	□	Write command
“L”	“H”	□	“H”	“L”	“H”	□	“H”	Read parameter
“L”	“H”	“H”	□	“L”	“H”	“H”	□	Write parameter

Parallel RGB Interface

ILI9340D also supports the RGB interface for displaying a moving picture. When the RGB interface is selected, display operation is synchronized with externally signals, VSYNC, HSYNC, and DOTCLK and input display data is written in synchronization with these signals according to the polarity of enable signal (DE).

Graphic RAM (GRAM)

GRAM is a graphic RAM to store display data. GRAM size is 172,800 bytes with 18 bits per pixel for a maximum 240(RGB) x320 dot graphic display.

Grayscale Voltage Generating Circuit

Grayscale voltage generating circuit generates a liquid crystal drive voltage, which corresponds to grayscale level set in the gamma correction register. ILI9340D can display maximum 262,144 colors.

Power Supply Circuit

The LCD drive power supply circuit generates the voltage levels as GVDD, VGH, VGL and VCOM for driving TFT LCD panel.

Timing controller

The timing controller generates all the timing signals for display and GRAM access.

Oscillator

ILI9340D incorporates RC oscillator circuit and output a stable output frequency for operation.

Panel Driver Circuit

Liquid crystal display driver circuit consists of 720-output source driver (S1~S720), 320-output gate driver (G1~G320), and VCOM signal.

7. Function Description

7.1. MCU interfaces

ILI9340D provides the 8-/9-/16-/18-bit parallel system interface for 8080- I /8080- II series, and 3-/4-line serial system interface for serial data input. The input system interface is selected by external pins IM [3:0] and the bit formal per pixel color order is selected by DBI [2:0] bits of 3Ah register.

7.1.1. MCU interface selection

The selection of interface is done by setting external pins IM [3:0] as shown in the following table.

IM3	IM2	IM1	IM0	MCU-Interface Mode	Pins in use	
					Register/Content	GRAM
0	0	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0],WRX,RDX,CSX,D/CX
0	0	0	1	8080 MCU 16-bit bus interface I	D[7:0]	D[15:0],WRX,RDX,CSX,D/CX
0	0	1	0	8080 MCU 9-bit bus interface I	D[7:0]	D[8:0],WRX,RDX,CSX,D/CX
0	0	1	1	8080 MCU 18-bit bus interface I	D[7:0]	D[17:0],WRX,RDX,CSX,D/CX
0	1	0	1	3-wire 9-bit data serial interface I	SCL,SDA,CSX	
0	1	1	0	4-wire 8-bit data serial interface I	SCL,SDA,D/CX,CSX	
1	0	0	0	8080 MCU 16-bit bus interface II	D[8:1]	D[17:10], D[8:1], WRX,RDX,CSX,D/CX
1	0	0	1	8080 MCU 8-bit bus interface II	D[17:10]	D[17:10],WRX,RDX,CSX,D/CX
1	0	1	0	8080 MCU 18-bit bus interface II	D[8:1]	D[17:0],WRX,RDX,CSX,D/CX
1	0	1	1	8080 MCU 9-bit bus interface II	D[17:10]	[17:9],WRX,RDX,CSX,D/CX
1	1	0	1	3-wire 9-bit data serial interface II	SCL,SDI,SDO, CSX	
1	1	1	0	4-wire 8-bit data serial interface II	SCL,SDI,D/CX,SDO, CSX	

7.1.2. 8080- I Series Parallel Interface

ILI9340D can be accessed via 8-/9-/16-/18-bit MCU 8080- I series parallel interface. The chip-select CSX (active low) is used to enable or disable ILI9340D chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

ILI9340D latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D [17:0] bits are commands.

The 8080- I series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080- I Interface selection is done when IM3 pin is low state (GND level). Interface bus width can be selected by IM [2:0] bits.


The selection of 8080- I series parallel interface is shown as the table in the following.

IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	WRX	RDX	D/CX	Function
0	0	0	0	8080 MCU 8-bit bus interface I	"L"		"H"	"L"	Write command code.
					"L"	"H"		"H"	Read internal status.
					"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
0	0	0	1	8080 MCU 16-bit bus interface I	"L"		"H"	"L"	Write command code.
					"L"	"H"		"H"	Read internal status.
					"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
0	0	1	0	8080 MCU 9-bit bus interface I	"L"		"H"	"L"	Write command code.
					"L"	"H"		"H"	Read internal status.
					"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
0	0	1	1	8080 MCU 18-bit bus interface I	"L"		"H"	"L"	Write command code.
					"L"	"H"		"H"	Read internal status.
					"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.


7.1.3. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.

The following figure shows a write cycle for the 8080- I_MCU interface.




Note: WRX is an unsynchronized signal (It can be stopped)




7.1.4. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080- I_MCU interface.



Note: RDX is an unsynchronized signal (It can be stopped).



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.

7.1.5. 8080-II Series Parallel Interface

ILI9340D can be accessed via 8-/9-/16-/18-bit MCU 8080-II series parallel interface. The chip-select CSX (active low) is used to enable or disable ILI9340D chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

ILI9340D latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D [17:0] bits are commands.

The 8080-II series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080-II Interface selection is done when IM3 pin is high state (IOVCC level). Interface bus width can be selected by IM [2:0] bits.


The selection of 8080-II series parallel interface is shown as the table in the following.

IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	WRX	RDX	D/CX	Function
1	0	0	0	8080 MCU 16-bit bus interface II	"L"		"H"	"L"	Write command code.
					"L"	"H"		"H"	Read internal status.
					"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
1	0	0	1	8080 MCU 8-bit bus interface II	"L"		"H"	"L"	Write command code.
					"L"	"H"		"H"	Read internal status.
					"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
1	0	1	0	8080 MCU 18-bit bus interface II	"L"		"H"	"L"	Write command code.
					"L"	"H"		"H"	Read internal status.
					"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
1	0	1	1	8080 MCU 9-bit bus interface II	"L"		"H"	"L"	Write command code.
					"L"	"H"		"H"	Read internal status.
					"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.


7.1.6. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.

The following figure shows a write cycle for the 8080-II MCU interface.




Note: WRX is an unsynchronized signal (It can be stopped)




7.1.7. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080-II MCU interface.



Note: RDX is an unsynchronized signal (It can be stopped).



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.

7.1.8. Serial Interface

The selection of interface is done by IM [3:0] bits. Please refer to the Table in the following.

IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	D/CX	SCL	Function
0	1	0	1	3-line serial interface	"L"	-	↓	Read/Write command, parameter or display data.
0	1	1	0	4-line serial interface	"L"	'H/L"	↓	Read/Write command, parameter or display data.
1	1	0	1	3-line serial interface	"L"	-	↓	Read/Write command, parameter or display data.
1	1	1	0	4-line serial interface	"L"	'H/L"	↓	Read/Write command, parameter or display data.


ILI9340D supplies 3-lines/ 9-bit and 4-line/8-bit bi-directional serial interfaces for communication between host and ILI9340D. The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO). The 4-line serial mode consists of the Data/Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO) for data transmission. The data bus (D [17:0]), which are not used, must be connected to GND. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.

7.1.9. Write Cycle Sequence


The write mode of the interface means that host writes commands or data to ILI9340D. The 3-lines serial data packet contains a data/command select bit (D/CX) and a transmission byte. If the D/CX bit is "low", the transmission byte is interpreted as a command byte. If the D/CX bit is "high", the transmission byte is stored as the display data RAM (Memory write command), or command register as parameter.

Any instruction can be sent in any order to ILI9340D and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4-line serial interface.

Data Format for 3-line Serial Interface




Data Format for 3-line Serial Interface




Host processor drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by ILI9340D on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL, the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eight read cycle width. The 3/4-line serial interface writes sequence described in the figure as below.

3-line Serial Interface Protocol



4-line Serial Interface Protocol






7.1.10. Read Cycle Sequence

The read mode of interface means that the host reads register's parameter or display data from ILI9340D. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. ILI9340D latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.

The host read the n-th parameter of the level 2 command by SPI interface need set additional command RD9h at first. Only the first 8-bit parameter will be read out by the serial interface protocol at a time and it will be necessary set RD9h command again for another ordinal number parameter.


3-wire Serial Interface Protocol







4-wire Serial Interface Protocol

4-wire Serial Protocol (for RDID1/RDID2/RDID3/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh command: 8-bit read)




4-wire Serial Protocol (for RDDID command: 24-bit read)






7.1.11. Data Transfer Break and Recovery


If there is a break in data transmission by RESX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select pin (CSX) is activated after RESX have been high state.




If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select pin (CSX) is next activated.



If a two or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than continue to send the remained parameters that was interrupted, then the parameters which had been successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.



If a two or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters which had been successfully sent are stored and the other parameter of that command remains previous value.




7.1.12. Data Transfer Pause


It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select pin (CSX) is released to high state after a whole byte of a frame memory data or multiple parameter data has been completed, then ILI9340D will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters (if appropriate) or a new command when the chip select pin is next enabled as shown below.

This applies to the following 4 conditions:


- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter



7.1.13. Serial Interface Pause (3_wire)



7.1.14. Parallel Interface Pause




7.1.15. Data Transfer Mode

ILI9340D can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.


7.1.16. Data Transfer Method 1

The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written.



7.1.17. Data Transfer Method 2

Image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.



Note 1: These methods are applied to all data transfer color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.

7.2. RGB Interface

7.2.1. RGB Interface Selection

ILI9340D has two kinds of RGB interface and these interfaces can be selected by RCM [1:0] bits. When RCM [1:0] bits are set to “10”, the DE mode is selected which utilizes VSYNC, HSYNC, DOTCLK, DE, D [17:0] pins; when RCM [1:0] bits are set to “11”, the SYNC mode is selected which utilizes which utilizes VSYNC, HSYNC, DOTCLK, D [17:0] pins. Using RGB interface must selection serial interface.

ILI9340D supports several pixel formats that can be selected by DPI [2:0] bits of “Pixel Format Set (3Ah)” and RIM bit of RF6h command. The selection of a given interfaces is done by setting RCM [1:0] and DPI [2:0] as show in the following table.

RCM[1:0]			RIM		DPI[2:0]		RGB Interface Mode		RGB Mode								Used Pins															
1	0	0	1	1	0	0	18-bit RGB interface (262K colors)		DE Mode Valid data is determined by the DE signal								VSYNC, HSYNC, DE, DOTCLK, D[17:0]															
1	0	0	1	0	1	1	16-bit RGB interface (65K colors)										VSYNC, HSYNC, DE, DOTCLK, D[17:13] & D[11:1]															
1	0	1	1	1	0	0	6-bit RGB interface (262K colors)										VSYNC, HSYNC, DE, DOTCLK, D[5:0]															
1	0	1	1	0	1	1	6-bit RGB interface (65K colors)										VSYNC, HSYNC, DE, DOTCLK, D[5:0]															
1	1	0	1	1	0	0	18-bit RGB interface (262K colors)										VSYNC, HSYNC, DOTCLK, D[17:0]															
1	1	0	1	0	1	1	16-bit RGB interface (65K colors)										VSYNC, HSYNC, DOTCLK, D[17:13] & D[11:1]															
1	1	1	1	1	0	0	6-bit RGB interface (262K colors)										VSYNC, HSYNC, DOTCLK, D[5:0]															
1	1	1	1	0	1	1	6-bit RGB interface (65K colors)										VSYNC, HSYNC, DOTCLK, D[5:0]															

18-bit data bus interface (D[17:0] is used) , DPI[2:0] = 110, and RIM=0

18bpp Frame Memory Write	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
18bpp Frame Memory Write	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[5]	B[4]	B[3]	B[2]	B[1]	B[0]

16-bit data bus interface (D[17:13] & D[11:1] is used) , DPI[2:0] = 101, and RIM=0

16bpp Frame Memory Write	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
16bpp Frame Memory Write	R[4]	R[3]	R[2]	R[1]	R[0]		G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[4]	B[3]	B[2]	B[1]	B[0]	

The LSB data of red/blue color depends on the EPF[1:0] setting.

6-bit data bus interface (D[5:0] is used) , DPI[2:0] = 110, and RIM=1

18bpp Frame Memory Write	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0	
18bpp Frame Memory Write	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]		G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[5]	B[4]	B[3]	B[2]	B[1]	B[0]

6-bit data bus interface (D[5:0] is used) , DPI[2:0] = 101, and RIM=1

16bpp Frame Memory Write	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0
16bpp Frame Memory Write	R[4]	R[3]	R[2]	R[1]	R[0]		G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[4]	B[3]	B[2]	B[1]	B[0]	

The LSB data of red/blue color depends on the EPF[1:0] setting.


Pixel clock (DOTCLK) is running all the time without stopping and used to enter VSYNC, HSYNC, DE and D [17:0] states when there is a rising edge of the DOTCLK. The DOTCLK cannot be used as continues internal

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

clock for other functions of the display module. Vertical synchronization (VSYNC) is used to tell when there is received a new frame of the display. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

Horizontal synchronization (Hsync) is used to tell when there is received a new line of the frame. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

In DE mode, Data Enable (DE) is used to tell when there is received RGB information that should be transferred on the display. This is a high enable and its state is read to the display module by a rising edge of the DOTCLK signal. D [17:0] are used to tell what is the information of the image that is transferred on the display (When DE= '0' (low) and there is a rising edge of DOTCLK). D [17:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the DOTCLK signal. In SYNC mode, the valid display data in inputted in pixel unit via D [17:0] according to HFP/HBP settings of HSYNC signal and VFP/VBP setting of VSYNC. In both RGB interface modes, the input display data is written to GRAM first then outputs corresponding source voltage according the gray data from GRAM.



Parameters	Symbols	Condition	Min.	Typ.	Max.	Units
Horizontal Synchronization	Hsync		2	10	16	DOTCLK
Horizontal Back Porch	HBP		2	20	24	DOTCLK
Horizontal Back Porch(By pass mode)*	HBP(BP)		58	64	200	DOTCLK
Horizontal Address	HAdr		-	240	-	DOTCLK
Horizontal Front Porch	HFP		2	10	16	DOTCLK
Vertical Synchronization	Vsync		1	2	4	Line
Vertical Back Porch	VBP		1	2	-	Line
Vertical Address	VAdr		-	320	-	Line
Vertical Front Porch	VFP		3	4	-	Line

Note1: HBP setting need to 3 times in RGB 6/6/6 by pass mode. It can set HBP[0:8] in RB5h.

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Typical values are setting example when used with panel resolution 240 x 320 (QVGA), clock frequency 6.35MHz and frame frequency about 70Hz.

Notes:

1. Vertical period (one frame) shall be equal to the sum of Vsync + VBP + VAdr + VFP.
2. Horizontal period (one line) shall be equal to the sum of Hsync + HBP + HAdr + HFP.
3. Control signals PCLK and Hsync shall be transmitted as specified at all times while valid pixels are transferred between the host processor and the display module.

Also make sure that

$$(\text{Number of PCLK per 1 line}) \geq (\text{Number of RTN clock}) \times \text{Division ratio (DIV)} \times \text{PCDIV}$$

Setting Example for Display Control Clock in RGB Interface Operation

Register Display operation using DPI is in synchronization with internal clock PCLKD which is generated by dividing DOTCLK.

PCDIV [5:0]: Number of DOTCLK during internal clock PCLKD's high / low period. In units of 1 clock.

PCDIV specifying DOTCLK's division ratio, are determined so that difference between PCLKD's frequency and internal oscillation clock 615KHz is the smallest. Set PCDIV follow the restriction

$$(\text{Number of PCLK in 1H}) \geq (\text{Number of RTN clock}) \times \text{Division ratio (DIV)} \times \text{PCDIV}.$$

Setting Example: To set frame frequency to 70Hz:

Internal Clock

Internal Oscillation Clock: 615KHz

DIV[1:0] = 2'b0 (x 1/1)

RTN[4:0] = 5'h1b (27 clocks)

FP = 7'h2 (2 lines), BP = 7'h2 (2 lines), NL = 6'h27 (320 lines)

Frame Rate → 70.30Hz

DOTCLK

HSYNC = 10 CLK

HBP = 20 CLK

HFP=10 CLK

70Hz x (2 + 320 + 2) lines x (10 + 20 + 240 + 10) clocks = 6.35MHz


DOTCLK frequency = 6.35MHz

6.35 MHz / 615KHz = 10.32 Set PCDIV so that PCLK is divided by 10.

external fosc = 6.35 MHz / 10 = 635KHz



PCDIV = [6.35MHz / 635KHz] / 2] - 1 = 4

PCDIV[5:0] = 6'h04 (10 DOTCLK)



7.2.2. RGB Interface Timing



The timing chart of 18-/16-bit RGB interface mode is shown as below.



Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='1' of "Interface Mode Control (B0h)" command.

The timing chart of 6-bit RGB interface mode is shown as below:



Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.


Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='1' of "Interface Mode Control (B0h)" command.

Note 3: In 6-bit RGB interface mode, each dot of one pixel (R, G and B) is transferred in synchronization with DOTCLK.


Note 4: In 6-bit RGB interface mode, set the cycles of VSYNC, HSYNC and DE to 3 multiples of DOTCLK.


7.3. VSYNC Interface

ILI9340D supports the VSYNC interface in synchronization with the frame-synchronizing signal VSYNC to display the moving picture with the 8080- I /8080- II system interface. When the VSYNC interface is selected to display a moving picture, the minimum GRAM update speed is limited and the VSYNC interface is enabled by setting DM[1:0] = "10" and RM = "0".



In the VSYNC mode, the display operation is synchronized with the internal clock and VSYNC input and the frame rate is determined by the pulse rate of VSYNC signal. All display data are stored in GRAM to minimize total data transfer required for moving picture display.





The VSYNC interface has the minimum speed limitation of writing data to the internal GRAM via the system interface, which are calculated from the following formula.

Internal clock frequency (fosc.) [Hz] = FrameFrequency x (DisplayLine (NL) + FrontPorch (VFP) + BackPorch (VBP)) x ClockCyclePerLines (RTN) x FrequencyFluctuation.

$$\text{Minimum RAM write speed [Hz]} > \frac{240 \times \text{DisplayLines}(NL)}{[\text{BackPorch}(VBP) + \text{DisplayLines}(NL) - \text{margins}] \times \text{Clocks per line} \times (1/fosc)}$$

Note: When the RAM write operation does not start from the falling edge of VSYNC, the time from the falling edge of VSYNC until the start of RAM write operation must also be taken into account.

An example of minimum GRAM writing speed and internal clock frequency in VSYNC interface mode is as below.

[Example]

Display size: 240 RGB × 320 lines

Lines: 320 lines (NL = 100111)

Back porch: 2 lines (VBP = 0000010)

Front porch: 2 lines (VFP = 0000010)

Frame frequency: 70 Hz

Frequency fluctuation: 10%

$$\text{Internal oscillator clock (fosc.) [Hz]} = 70 \times [320 + 2 + 2] \times 27 \text{ clocks} \times (1.1/0.9) \doteq 748\text{KHz}$$


When calculate the internal clock frequency, the oscillator variation is needed to be taken into consideration. In the above example, the calculated internal clock frequency with $\pm 10\%$ margin variation is considered and ensures to complete the display operation within one VSYNC cycle. The causes of frequency variation come from fabrication process of LSI, room temperature, external resistors and VCI voltage variation.

Minimum speed for RAM writing [Hz] > 240 x 320 x 748K / [(2 + 320 - 2)lines x 27clocks] ≈ 6.65 MHz

The above theoretical value is calculated based on the premise that the ILI9340D starts to write data into the internal GRAM on the falling edge of VSYNC. There must at least be a margin of 2 lines between the physical display line and the GRAM line address where data writing operation is performed. The GRAM write speed of 6.65MHz or more will guarantee the completion of GRAM write operation before the ILI9340D starts to display the GRAM data on the screen and enable to rewrite the entire screen without flicker.

Notes in using the VSYNC interface

1. The minimum GRAM write speed must be satisfied and the frequency variation must be taken into consideration.
2. The display frame rate is determined by the VSYNC signal and the period of VSYNC must be longer than the scan period of an entire display.
3. When switching from the internal clock operation mode (DM[1:0] = "00") to the VSYNC interface mode or inversely, the switching starts from the next VSYNC cycle, i.e. after completing the display of the frame.
4. The partial display, vertical scroll, and interlaced scan functions are not available in VSYNC interface mode.



7.4. Color Depth Conversion Look Up Table

When ILI9340D operates in parallel 16-bit interface, the color depth conversion is done by look-up table and extend input data format to 18-bit. See the detailed for look-up table of color depth conversion.

R input (5-bit) 16-bit/pixel –mode 65,536 colors	R output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
00000	R ₀₀₅ R ₀₀₄ R ₀₀₃ R ₀₀₂ R ₀₀₁ R ₀₀₀	1
00001	R ₀₁₅ R ₀₁₄ R ₀₁₃ R ₀₁₂ R ₀₁₁ R ₀₁₀	2
00010	R ₀₂₅ R ₀₂₄ R ₀₂₃ R ₀₂₂ R ₀₂₁ R ₀₂₀	3
00011	R ₀₃₅ R ₀₃₄ R ₀₃₃ R ₀₃₂ R ₀₃₁ R ₀₃₀	4
00100	R ₀₄₅ R ₀₄₄ R ₀₄₃ R ₀₄₂ R ₀₄₁ R ₀₄₀	5
00101	R ₀₅₅ R ₀₅₄ R ₀₅₃ R ₀₅₂ R ₀₅₁ R ₀₅₀	6
00110	R ₀₆₅ R ₀₆₄ R ₀₆₃ R ₀₆₂ R ₀₆₁ R ₀₆₀	7
00111	R ₀₇₅ R ₀₇₄ R ₀₇₃ R ₀₇₂ R ₀₇₁ R ₀₇₀	8
01000	R ₀₈₅ R ₀₈₄ R ₀₈₃ R ₀₈₂ R ₀₈₁ R ₀₈₀	9
01001	R ₀₉₅ R ₀₉₄ R ₀₉₃ R ₀₉₂ R ₀₉₁ R ₀₉₀	10
01010	R ₁₀₅ R ₁₀₄ R ₁₀₃ R ₁₀₂ R ₁₀₁ R ₁₀₀	11
01011	R ₁₁₅ R ₁₁₄ R ₁₁₃ R ₁₁₂ R ₁₁₁ R ₁₁₀	12
01100	R ₁₂₅ R ₁₂₄ R ₁₂₃ R ₁₂₂ R ₁₂₁ R ₁₂₀	13
01101	R ₁₃₅ R ₁₃₄ R ₁₃₃ R ₁₃₂ R ₁₃₁ R ₁₃₀	14
01110	R ₁₄₅ R ₁₄₄ R ₁₄₃ R ₁₄₂ R ₁₄₁ R ₁₄₀	15
01111	R ₁₅₅ R ₁₅₄ R ₁₅₃ R ₁₅₂ R ₁₅₁ R ₁₅₀	16
10000	R ₁₆₅ R ₁₆₄ R ₁₆₃ R ₁₆₂ R ₁₆₁ R ₁₆₀	17
10001	R ₁₇₅ R ₁₇₄ R ₁₇₃ R ₁₇₂ R ₁₇₁ R ₁₇₀	18
10010	R ₁₈₅ R ₁₈₄ R ₁₈₃ R ₁₈₂ R ₁₈₁ R ₁₈₀	19
10011	R ₁₉₅ R ₁₉₄ R ₁₉₃ R ₁₉₂ R ₁₉₁ R ₁₉₀	20
10100	R ₂₀₅ R ₂₀₄ R ₂₀₃ R ₂₀₂ R ₂₀₁ R ₂₀₀	21
10101	R ₂₁₅ R ₂₁₄ R ₂₁₃ R ₂₁₂ R ₂₁₁ R ₂₁₀	22
10110	R ₂₂₅ R ₂₂₄ R ₂₂₃ R ₂₂₂ R ₂₂₁ R ₂₂₀	23
10111	R ₂₃₅ R ₂₃₄ R ₂₃₃ R ₂₃₂ R ₂₃₁ R ₂₃₀	24
11000	R ₂₄₅ R ₂₄₄ R ₂₄₃ R ₂₄₂ R ₂₄₁ R ₂₄₀	25
11001	R ₂₅₅ R ₂₅₄ R ₂₅₃ R ₂₅₂ R ₂₅₁ R ₂₅₀	26
11010	R ₂₆₅ R ₂₆₄ R ₂₆₃ R ₂₆₂ R ₂₆₁ R ₂₆₀	27
11011	R ₂₇₅ R ₂₇₄ R ₂₇₃ R ₂₇₂ R ₂₇₁ R ₂₇₀	28
11100	R ₂₈₅ R ₂₈₄ R ₂₈₃ R ₂₈₂ R ₂₈₁ R ₂₈₀	29
11101	R ₂₉₅ R ₂₉₄ R ₂₉₃ R ₂₉₂ R ₂₉₁ R ₂₉₀	30
11110	R ₃₀₅ R ₃₀₄ R ₃₀₃ R ₃₀₂ R ₃₀₁ R ₃₀₀	31
11111	R ₃₁₅ R ₃₁₄ R ₃₁₃ R ₃₁₂ R ₃₁₁ R ₃₁₀	32

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

G input (6-bit) 16-bit/pixel –mode 65,536 colors	G output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
000000	G ₀₀₅ G ₀₀₄ G ₀₀₃ G ₀₀₂ G ₀₀₁ G ₀₀₀	33
000001	G ₀₁₅ G ₀₁₄ G ₀₁₃ G ₀₁₂ G ₀₁₁ G ₀₁₀	34
000010	G ₀₂₅ G ₀₂₄ G ₀₂₃ G ₀₂₂ G ₀₂₁ G ₀₂₀	35
000011	G ₀₃₅ G ₀₃₄ G ₀₃₃ G ₀₃₂ G ₀₃₁ G ₀₃₀	36
000100	G ₀₄₅ G ₀₄₄ G ₀₄₃ G ₀₄₂ G ₀₄₁ G ₀₄₀	37
000101	G ₀₅₅ G ₀₅₄ G ₀₅₃ G ₀₅₂ G ₀₅₁ G ₀₅₀	38
000110	G ₀₆₅ G ₀₆₄ G ₀₆₃ G ₀₆₂ G ₀₆₁ G ₀₆₀	39
000111	G ₀₇₅ G ₀₇₄ G ₀₇₃ G ₀₇₂ G ₀₇₁ G ₀₇₀	40
001000	G ₀₈₅ G ₀₈₄ G ₀₈₃ G ₀₈₂ G ₀₈₁ G ₀₈₀	41
001001	G ₀₉₅ G ₀₉₄ G ₀₉₃ G ₀₉₂ G ₀₉₁ G ₀₉₀	42
001010	G ₁₀₅ G ₁₀₄ G ₁₀₃ G ₁₀₂ G ₁₀₁ G ₁₀₀	43
001011	G ₁₁₅ G ₁₁₄ G ₁₁₃ G ₁₁₂ G ₁₁₁ G ₁₁₀	44
001100	G ₁₂₅ G ₁₂₄ G ₁₂₃ G ₁₂₂ G ₁₂₁ G ₁₂₀	45
001101	G ₁₃₅ G ₁₃₄ G ₁₃₃ G ₁₃₂ G ₁₃₁ G ₁₃₀	46
001110	G ₁₄₅ G ₁₄₄ G ₁₄₃ G ₁₄₂ G ₁₄₁ G ₁₄₀	47
001111	G ₁₅₅ G ₁₅₄ G ₁₅₃ G ₁₅₂ G ₁₅₁ G ₁₅₀	48
010000	G ₁₆₅ G ₁₆₄ G ₁₆₃ G ₁₆₂ G ₁₆₁ G ₁₆₀	49
010001	G ₁₇₅ G ₁₇₄ G ₁₇₃ G ₁₇₂ G ₁₇₁ G ₁₇₀	50
010010	G ₁₈₅ G ₁₈₄ G ₁₈₃ G ₁₈₂ G ₁₈₁ G ₁₈₀	51
010011	G ₁₉₅ G ₁₉₄ G ₁₉₃ G ₁₉₂ G ₁₉₁ G ₁₉₀	52
010100	G ₂₀₅ G ₂₀₄ G ₂₀₃ G ₂₀₂ G ₂₀₁ G ₂₀₀	53
010101	G ₂₁₅ G ₂₁₄ G ₂₁₃ G ₂₁₂ G ₂₁₁ G ₂₁₀	54
010110	G ₂₂₅ G ₂₂₄ G ₂₂₃ G ₂₂₂ G ₂₂₁ G ₂₂₀	55
010111	G ₂₃₅ G ₂₃₄ G ₂₃₃ G ₂₃₂ G ₂₃₁ G ₂₃₀	56
011000	G ₂₄₅ G ₂₄₄ G ₂₄₃ G ₂₄₂ G ₂₄₁ G ₂₄₀	57
011001	G ₂₅₅ G ₂₅₄ G ₂₅₃ G ₂₅₂ G ₂₅₁ G ₂₅₀	58
011010	G ₂₆₅ G ₂₆₄ G ₂₆₃ G ₂₆₂ G ₂₆₁ G ₂₆₀	59
011011	G ₂₇₅ G ₂₇₄ G ₂₇₃ G ₂₇₂ G ₂₇₁ G ₂₇₀	60
011100	G ₂₈₅ G ₂₈₄ G ₂₈₃ G ₂₈₂ G ₂₈₁ G ₂₈₀	61
011101	G ₂₉₅ G ₂₉₄ G ₂₉₃ G ₂₉₂ G ₂₉₁ G ₂₉₀	62
011110	G ₃₀₅ G ₃₀₄ G ₃₀₃ G ₃₀₂ G ₃₀₁ G ₃₀₀	63
011111	G ₃₁₅ G ₃₁₄ G ₃₁₃ G ₃₁₂ G ₃₁₁ G ₃₁₀	64
100000	G ₃₂₅ G ₃₂₄ G ₃₂₃ G ₃₂₂ G ₃₂₁ G ₃₂₀	65
100001	G ₃₃₅ G ₃₃₄ G ₃₃₃ G ₃₃₂ G ₃₃₁ G ₃₃₀	66


The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

G input (6-bit) 16-bit/pixel –mode 65,536 colors	G output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
100010	G ₃₄₅ G ₃₄₄ G ₃₄₃ G ₃₄₂ G ₃₄₁ G ₃₄₀	67
100011	G ₃₅₅ G ₃₅₄ G ₃₅₃ G ₃₅₂ G ₃₅₁ G ₃₅₀	68
100100	G ₃₆₅ G ₃₆₄ G ₃₆₃ G ₃₆₂ G ₃₆₁ G ₃₆₀	69
100101	G ₃₇₅ G ₃₇₄ G ₃₇₃ G ₃₇₂ G ₃₇₁ G ₃₇₀	70
100110	G ₃₈₅ G ₃₈₄ G ₃₈₃ G ₃₈₂ G ₃₈₁ G ₃₈₀	71
100111	G ₃₉₅ G ₃₉₄ G ₃₉₃ G ₃₉₂ G ₃₉₁ G ₃₉₀	72
101000	G ₄₀₅ G ₄₀₄ G ₄₀₃ G ₄₀₂ G ₄₀₁ G ₄₀₀	73
101001	G ₄₁₅ G ₄₁₄ G ₄₁₃ G ₄₁₂ G ₄₁₁ G ₄₁₀	74
101010	G ₄₂₅ G ₄₂₄ G ₄₂₃ G ₄₂₂ G ₄₂₁ G ₄₂₀	75
101011	G ₄₃₅ G ₄₃₄ G ₄₃₃ G ₄₃₂ G ₄₃₁ G ₄₃₀	76
101100	G ₄₄₅ G ₄₄₄ G ₄₄₃ G ₄₄₂ G ₄₄₁ G ₄₄₀	77
101101	G ₄₅₅ G ₄₅₄ G ₄₅₃ G ₄₅₂ G ₄₅₁ G ₄₅₀	78
101110	G ₄₆₅ G ₄₆₄ G ₄₆₃ G ₄₆₂ G ₄₆₁ G ₄₆₀	79
101111	G ₄₇₅ G ₄₇₄ G ₄₇₃ G ₄₇₂ G ₄₇₁ G ₄₇₀	80
110000	G ₄₈₅ G ₄₈₄ G ₄₈₃ G ₄₈₂ G ₄₈₁ G ₄₈₀	81
110001	G ₄₉₅ G ₄₉₄ G ₄₉₃ G ₄₉₂ G ₄₉₁ G ₄₉₀	82
110010	G ₅₀₅ G ₅₀₄ G ₅₀₃ G ₅₀₂ G ₅₀₁ G ₅₀₀	83
110011	G ₅₁₅ G ₅₁₄ G ₅₁₃ G ₅₁₂ G ₅₁₁ G ₅₁₀	84
110100	G ₅₂₅ G ₅₂₄ G ₅₂₃ G ₅₂₂ G ₅₂₁ G ₅₂₀	85
110101	G ₅₃₅ G ₅₃₄ G ₅₃₃ G ₅₃₂ G ₅₃₁ G ₅₃₀	86
110110	G ₅₄₅ G ₅₄₄ G ₅₄₃ G ₅₄₂ G ₅₄₁ G ₅₄₀	87
110111	G ₅₅₅ G ₅₅₄ G ₅₅₃ G ₅₅₂ G ₅₅₁ G ₅₅₀	88
111000	G ₅₆₅ G ₅₆₄ G ₅₆₃ G ₅₆₂ G ₅₆₁ G ₅₆₀	89
111001	G ₅₇₅ G ₅₇₄ G ₅₇₃ G ₅₇₂ G ₅₇₁ G ₅₇₀	90
111010	G ₅₈₅ G ₅₈₄ G ₅₈₃ G ₅₈₂ G ₅₈₁ G ₅₈₀	91
111011	G ₅₉₅ G ₅₉₄ G ₅₉₃ G ₅₉₂ G ₅₉₁ G ₅₉₀	92
111100	G ₆₀₅ G ₆₀₄ G ₆₀₃ G ₆₀₂ G ₆₀₁ G ₆₀₀	93
111101	G ₆₁₅ G ₆₁₄ G ₆₁₃ G ₆₁₂ G ₆₁₁ G ₆₁₀	94
111110	G ₆₂₅ G ₆₂₄ G ₆₂₃ G ₆₂₂ G ₆₂₁ G ₆₂₀	95
111111	G ₆₃₅ G ₆₃₄ G ₆₃₃ G ₆₃₂ G ₆₃₁ G ₆₃₀	96

B input (5-bit) 16-bit/pixel -mode 65,536 colors	B output (6-bit) 18-bit/pixel -mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
00000	B ₀₀₅ B ₀₀₄ B ₀₀₃ B ₀₀₂ B ₀₀₁ B ₀₀₀	97
00001	B ₀₁₅ B ₀₁₄ B ₀₁₃ B ₀₁₂ B ₀₁₁ B ₀₁₀	98
00010	B ₀₂₅ B ₀₂₄ B ₀₂₃ B ₀₂₂ B ₀₂₁ B ₀₂₀	99
00011	B ₀₃₅ B ₀₃₄ B ₀₃₃ B ₀₃₂ B ₀₃₁ B ₀₃₀	100
00100	B ₀₄₅ B ₀₄₄ B ₀₄₃ B ₀₄₂ B ₀₄₁ B ₀₄₀	101
00101	B ₀₅₅ B ₀₅₄ B ₀₅₃ B ₀₅₂ B ₀₅₁ B ₀₅₀	102
00110	B ₀₆₅ B ₀₆₄ B ₀₆₃ B ₀₆₂ B ₀₆₁ B ₀₆₀	103
00111	B ₀₇₅ B ₀₇₄ B ₀₇₃ B ₀₇₂ B ₀₇₁ B ₀₇₀	104
01000	B ₀₈₅ B ₀₈₄ B ₀₈₃ B ₀₈₂ B ₀₈₁ B ₀₈₀	105
01001	B ₀₉₅ B ₀₉₄ B ₀₉₃ B ₀₉₂ B ₀₉₁ B ₀₉₀	106
01010	B ₁₀₅ B ₁₀₄ B ₁₀₃ B ₁₀₂ B ₁₀₁ B ₁₀₀	107
01011	B ₁₁₅ B ₁₁₄ B ₁₁₃ B ₁₁₂ B ₁₁₁ B ₁₁₀	108
01100	B ₁₂₅ B ₁₂₄ B ₁₂₃ B ₁₂₂ B ₁₂₁ B ₁₂₀	109
01101	B ₁₃₅ B ₁₃₄ B ₁₃₃ B ₁₃₂ B ₁₃₁ B ₁₃₀	110
01110	B ₁₄₅ B ₁₄₄ B ₁₄₃ B ₁₄₂ B ₁₄₁ B ₁₄₀	111
01111	B ₁₅₅ B ₁₅₄ B ₁₅₃ B ₁₅₂ B ₁₅₁ B ₁₅₀	112
10000	B ₁₆₅ B ₁₆₄ B ₁₆₃ B ₁₆₂ B ₁₆₁ B ₁₆₀	113
10001	B ₁₇₅ B ₁₇₄ B ₁₇₃ B ₁₇₂ B ₁₇₁ B ₁₇₀	114
10010	B ₁₈₅ B ₁₈₄ B ₁₈₃ B ₁₈₂ B ₁₈₁ B ₁₈₀	115
10011	B ₁₉₅ B ₁₉₄ B ₁₉₃ B ₁₉₂ B ₁₉₁ B ₁₉₀	116
10100	B ₂₀₅ B ₂₀₄ B ₂₀₃ B ₂₀₂ B ₂₀₁ B ₂₀₀	117
10101	B ₂₁₅ B ₂₁₄ B ₂₁₃ B ₂₁₂ B ₂₁₁ B ₂₁₀	118
10110	B ₂₂₅ B ₂₂₄ B ₂₂₃ B ₂₂₂ B ₂₂₁ B ₂₂₀	119
10111	B ₂₃₅ B ₂₃₄ B ₂₃₃ B ₂₃₂ B ₂₃₁ B ₂₃₀	120
11000	B ₂₄₅ B ₂₄₄ B ₂₄₃ B ₂₄₂ B ₂₄₁ B ₂₄₀	121
11001	B ₂₅₅ B ₂₅₄ B ₂₅₃ B ₂₅₂ B ₂₅₁ B ₂₅₀	122
11010	B ₂₆₅ B ₂₆₄ B ₂₆₃ B ₂₆₂ B ₂₆₁ B ₂₆₀	123
11011	B ₂₇₅ B ₂₇₄ B ₂₇₃ B ₂₇₂ B ₂₇₁ B ₂₇₀	124
11100	B ₂₈₅ B ₂₈₄ B ₂₈₃ B ₂₈₂ B ₂₈₁ B ₂₈₀	125
11101	B ₂₉₅ B ₂₉₄ B ₂₉₃ B ₂₉₂ B ₂₉₁ B ₂₉₀	126
11110	B ₃₀₅ B ₃₀₄ B ₃₀₃ B ₃₀₂ B ₃₀₁ B ₃₀₀	127
11111	B ₃₁₅ B ₃₁₄ B ₃₁₃ B ₃₁₂ B ₃₁₁ B ₃₁₀	128

7.5. Display Data RAM (DDRAM)

ILI9340D has an integrated 240x320x18-bit graphic type static RAM. This 172,800-byte memory allows storing a 240xRGBx320 image with an 18-bit resolution (262K-color). There is no abnormal visible effect on the display when there are simultaneous panel display read and interface read/write to the same location of the frame memory.




7.6. Display Data Format

ILI9340D supplies 18-/16-/9-/8-bit parallel MCU interface with 8080- I /8080- II series, 3-/4-line serial interface and 6-/16-/18-bit parallel RGB interface. The parallel MCU interface and serial interface mode can be selected by external pins IM [3:0] and RGB interface mode can be selected by software command parameters RCM[1:0].

7.6.1. 3-line Serial Interface


The 3-line/9-bit serial bus interface of ILI9340D can be used by setting external pin as IM [3:0] to “0101” for serial interface I or IM [3:0] to “1101” for serial interface II. The shown figure is the example of 3-line SPI interface.



In 3-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

- 65k colors, RGB 5, 6, 5 -bits input
- 262k colors, RGB 6, 6, 6 -bits input.

16 bit/pixel color order (R:5-bit, G:6-bit, B:5-bit), 65,536 colors




Note 1: The pixel data with 16-bit color depth information.

Note 2: The most significant bits are: Rx4, Gx5 and Bx4.

Note 3: The least significant bits are: Rx0, Gx0 and Bx0.

Note 4: '-'= Don't care -Can be set "0" or "1".

18 bit/pixel color order (R:6-bit, G:6-bit, B:6-bit), 262,144 colors




Note 1: The pixel data with 18-bit color depth information.

Note 2: The most significant bits are: Rx5, Gx5 and Bx5.

Note 3: The least significant bits are : Rx0, Gx0 and Bx0.

Note 4: '-'= Don't care - Can be set "0" or "1".


Read data through 3-line SPI mode



Note 1: ‘-’= Don’t care –Can be set “0” or “1”.

7.6.2. 4-line Serial Interface

The 4-line/8-bit serial bus interface of ILI9340D can be used by setting external pin as IM [3:0] to “0110” for serial interface I or IM [3:0] to “1110” for serial interface II. The shown figure is the example of 4-line SPI interface.




In 4-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

-65k colors, RGB 5, 6, 5 -bits input.

-262k colors, RGB 6, 6, 6 -bits input.

16 bit/pixel color order (R:5-bit, G:6-bit, B:5-bit), 65,536 colors




Note 1: The pixel data with 16-bit color depth information.

Note 2: The most significant bits are: Rx4, Gx5 and Bx4.

Note 3: The least significant bits are: Rx0, Gx0 and Bx0.

Note 4: '-'= Don't care –Can be set "0" or "1".

18 bit/pixel color order (R:6-bit, G:6-bit, B:6-bit), 262,144 colors




Note 1: The pixel data with 18-bit color depth information.

Note 2: The most significant bits are: Rx5, Gx5 and Bx5.

Note 3: The least significant bits are: Rx0, Gx0 and Bx0.

Note 4: '-'= Don't care –Can be set "0" or "1".


Read data through 4-line SPI mode



Note 1: '-' = Don't care – Can be set "0" or "1".

7.6.3. 8-bit Parallel MCU Interface

The 8080- I_M system 8-bit parallel bus interface of ILI9340D can be used by setting external pin as IM [3:0] to “0000”.The following shown figure is the example of interface with 8080- I_M MCU system interface.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to “101”.


Count	0	1	2	3	4	...	477	478	479	480
D/CX	0	1	1	1	1	...	1	1	1	1
D7	C7	0R4	0G2	1R4	1G2	...	238R4	238G2	239R4	239G2
D6	C6	0R3	0G1	1R3	1G1	...	238R3	238G1	239R3	239G1
D5	C5	0R2	0G0	1R2	1G0	...	238R2	238G0	239R2	239G0
D4	C4	0R1	0B4	1R1	1B4	...	238R1	238B4	239R1	239B4
D3	C3	0R0	0B3	1R0	1B3	...	238R0	238B3	239R0	239B3
D2	C2	0G5	0B2	1G5	1B2	...	238G5	238B2	239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	...	238G4	238B1	239G4	239B1
D0	C0	0G3	0B0	1G3	1B0	...	238G3	238B0	239G3	239B0

262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to “110”.

Count	0	1	2	3	...	718	719	720
D/CX	0	1	1	1	...	1	1	1
D7	C7	0R5	0G5	0B5	...	239R5	239G5	239B5
D6	C6	0R4	0G4	0B4	...	239R4	239G4	239B4
D5	C5	0R3	0G3	0B3	...	239R3	239G3	239B3
D4	C4	0R2	0G2	0B2	...	239R2	239G2	239B2
D3	C3	0R1	0G1	0B1	...	239R1	239G1	239B1
D2	C2	0R0	0G0	0B0	...	239R0	239G0	239B0
D1	C1				...			
D0	C0				...			

The 8080-II system 8-bit parallel bus interface of ILI9340D can be used by settings as IM [3:0] = "1000". The following shown figure is the example of interface with 8080-II MCU system interface.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	4	...	477	478	479	480
D/CX	0	1	1	1	1	...	1	1	1	1
D17	C7	0R4	0G2	1R4	1G2	...	238R4	238G2	239R4	239G2
D16	C6	0R3	0G1	1R3	1G1	...	238R3	238G1	239R3	239G1
D15	C5	0R2	0G0	1R2	1G0	...	238R2	238G0	239R2	239G0
D14	C4	0R1	0B4	1R1	1B4	...	238R1	238B4	239R1	239B4
D13	C3	0R0	0B3	1R0	1B3	...	238R0	238B3	239R0	239B3
D12	C2	0G5	0B2	1G5	1B2	...	238G5	238B2	239G5	239B2
D11	C1	0G4	0B1	1G4	1B1	...	238G4	238B1	239G4	239B1
D10	C0	0G3	0B0	1G3	1B0	...	238G3	238B0	239G3	239B0


262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".

Count	0	1	2	3	...	718	719	720
D/CX	0	1	1	1	...	1	1	1
D17	C7	0R5	0G5	0B5	...	239R5	239G5	239B5
D16	C6	0R4	0G4	0B4	...	239R4	239G4	239B4
D15	C5	0R3	0G3	0B3	...	239R3	239G3	239B3
D14	C4	0R2	0G2	0B2	...	239R2	239G2	239B2
D13	C3	0R1	0G1	0B1	...	239R1	239G1	239B1
D12	C2	0R0	0G0	0B0	...	239R0	239G0	239B0
D11	C1				...			
D10	C0				...			

7.6.4. 9-bit Parallel MCU Interface

The 8080- I system 9-bit parallel bus interface of ILI9340D can be selected by setting hardware pin IM [3:0] to “0010”. The following shown figure is the example of interface with 8080- I MCU system interface.



65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to “101”.

Count	0	1	2	3	4	...	477	478	479	480
D/CX	0	1	1	1	1	...	1	1	1	1
D8										
D7	C7	0R4	0G2	1R4	1G2	...	238R4	238G2	239R4	239G2
D6	C6	0R3	0G1	1R3	1G1	...	238R3	238G1	239R3	239G1
D5	C5	0R2	0G0	1R2	1G0	...	238R2	238G0	239R2	239G0
D4	C4	0R1	0B4	1R1	1B4	...	238R1	238B4	239R1	239B4
D3	C3	0R0	0B3	1R0	1B3	...	238R0	238B3	239R0	239B3
D2	C2	0G5	0B2	1G5	1B2	...	238G5	238B2	239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	...	238G4	238B1	239G4	239B1
D0	C0	0G3	0B0	1G3	1B0	...	238G3	238B0	239G3	239B0

262K color: 18-bit/pixel (RGB 6-6-6 bits input)

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to “110”.


MDT[1:0] = “00”

Count	0	1	2	3	4	...	478	478	479	480
D/CX	0	1	1	1	1	...	1	1	1	1
D8										
D7	C7	0R4	0G1	1R4	1G1	...	238R4	238G1	239R4	239G1
D6	C6	0R3	0G0	1R3	1G0	...	238R3	238G0	239R3	239G0
D5	C5	0R2	0B5	1R2	1B5	...	238R2	238B5	239R2	239B5
D4	C4	0R1	0B4	1R1	1B4	...	238R1	238B4	239R1	239B4
D3	C3	0R0	0B3	1R0	1B3	...	238R0	238B3	239R0	239B3
D2	C2	0G5	0B2	1G5	1B2	...	238G5	238B2	239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	...	238G4	238B1	239G4	239B1
D0	C0	0G3	0B0	1G3	1B0	...	238G3	238B0	239G3	239B0

MDT[1:0] = "01"

Count	0	1	2	3	...	718	719	720
D/CX	0	1	1	1	...	1	1	1
D8								
D7	C7	0R5	0G5	0B5	...	239R5	239G5	239B5
D6	C6	0R4	0G4	0B4	...	239R4	239G4	239B4
D5	C5	0R3	0G3	0B3	...	239R3	239G3	239B3
D4	C4	0R2	0G2	0B2	...	239R2	239G2	239B2
D3	C3	0R1	0G1	0B1	...	239R1	239G1	239B1
D2	C2	0R0	0G0	0B0	...	239R0	239G0	239B0
D1	C1				...			
D0	C0				...			

The 8080-II system 9-bit parallel bus interface of ILI9340D can be selected by setting hardware pin IM [3:0] to "1010". The following shown figure is the example of interface with 8080-II MCU system interface.



65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	4	...	477	478	479	480
D/CX	0	1	1	1	1	...	1	1	1	1
D17	C7									
D16	C6	0R4	0G2	1R4	1G2	...	238R4	238G2	239R4	239G2
D15	C5	0R3	0G1	1R3	1G1	...	238R3	238G1	239R3	239G1
D14	C4	0R2	0G0	1R2	1G0	...	238R2	238G0	239R2	239G0
D13	C3	0R1	0B4	1R1	1B4	...	238R1	238B4	239R1	239B4
D12	C2	0R0	0B3	1R0	1B3	...	238R0	238B3	239R0	239B3
D11	C1	0G5	0B2	1G5	1B2	...	238G5	238B2	239G5	239B2
D10	C0	0G4	0B1	1G4	1B1	...	238G4	238B1	239G4	239B1
D9		0G3	0B0	1G3	1B0	...	238G3	238B0	239G3	239B0

262K color: 18-bit/pixel (RGB 6-6-6 bits input)

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]=""00"


Count	0	1	2	3	4	...	478	478	479	480
D/CX	0	1	1	1	1	...	1	1	1	1
D17	C7	0R5	0G2	1R5	1G2		238R5	238G2	239R5	239G2
D16	C6	0R4	0G1	1R4	1G1	...	238R4	238G1	239R4	239G1
D15	C5	0R3	0G0	1R3	1G0	...	238R3	238G0	239R3	239G0
D14	C4	0R2	0B5	1R2	1B5	...	238R2	238B5	239R2	239B5
D13	C3	0R1	0B4	1R1	1B4	...	238R1	238B4	239R1	239B4
D12	C2	0R0	0B3	1R0	1B3	...	238R0	238B3	239R0	239B3
D11	C1	0G5	0B2	1G5	1B2	...	238G5	238B2	239G5	239B2
D10	C0	0G4	0B1	1G4	1B1	...	238G4	238B1	239G4	239B1
D9		0G3	0B0	1G3	1B0	...	238G3	238B0	239G3	239B0

MDT[1:0]=""01"

Count	0	1	2	3	...	718	719	720
D/CX	0	1	1	1	...	1	1	1
D17	C7							
D16	C6	0R5	0G5	0B5	...	239R5	239G5	239B5
D15	C5	0R4	0G4	0B4	...	239R4	239G4	239B4
D14	C4	0R3	0G3	0B3	...	239R3	239G3	239B3
D13	C3	0R2	0G2	0B2	...	239R2	239G2	239B2
D12	C2	0R1	0G1	0B1	...	239R1	239G1	239B1
D11	C1	0R0	0G0	0B0	...	239R0	239G0	239B0
D10	C0				...			
D9					...			

7.6.5. 16-bit Parallel MCU Interface

The 8080- I system 16-bit parallel bus interface of ILI9340D can be selected by setting hardware pin IM[3:0] to “0001”.The following shown figure is the example of interface with 8080- I MCU system interface.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to “101”.

Count	0	1	2	3	...	238	239	240
D/CX	0	1	1	1	...	1	1	1
D15		0R4	1R4	2R4	...	237R4	238R4	239R4
D14		0R3	1R3	2R3	...	237R3	238R3	239R3
D13		0R2	1R2	2R2	...	237R2	238R2	239R2
D12		0R1	1R1	2R1	...	237R1	238R1	239R1
D11		0R0	1R0	2R0	...	237R0	238R0	239R0
D10		0G5	1G5	2G5	...	237G5	238G5	239G5
D9		0G4	1G4	2G4	...	237G4	238G4	239G4
D8		0G3	1G3	2G3	...	237G3	238G3	239G3
D7	C7	0G2	1G2	2G2	...	237G2	238G2	239G2
D6	C6	0G1	1G1	2G1	...	237G1	238G1	239G1
D5	C5	0G0	1G0	2G0	...	237G0	238G0	239G0
D4	C4	0B4	1B4	2B4	...	237B4	238B4	239B4
D3	C3	0B3	1B3	2B3	...	237B3	238B3	239B3
D2	C2	0B2	1B2	2B2	...	237B2	238B2	239B2
D1	C1	0B1	1B1	2B1	...	237B1	238B1	239B1
D0	C0	0B0	1B0	2B0	...	237B0	238B0	239B0

262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0] = "00"

Count	0	1	2	3	...	358	359	360
D/CX	0	1	1	1	...	1	1	1
D15		0R5	0B5	1G5	...	238R5	238B5	239G5
D14		0R4	0B4	1G4	...	238R4	238B4	239G4
D13		0R3	0B3	1G3	...	238R3	238B3	239G3
D12		0R2	0B2	1G2	...	238R2	238B2	239G2
D11		0R1	0B1	1G1	...	238R1	238B1	239G1
D10		0R0	0B0	1G0	...	238R0	238B0	239G0
D9					...			
D8					...			
D7	C7	0G5	1R5	1B5	...	238G5	239R5	239B5
D6	C6	0G4	1R4	1B4	...	238G4	239R4	239B4
D5	C5	0G3	1R3	1B3	...	238G3	239R3	239B3
D4	C4	0G2	1R2	1B2	...	238G2	239R2	239B2
D3	C3	0G1	1R1	1B1	...	238G1	239R1	239B1
D2	C2	0G0	1R0	1B0	...	238G0	239R0	239B0
D1	C1				...			
D0	C0				...			

MDT[1:0] = "01"

Count	0	1	2	3	...	357	358	479	480
D/CX	0	1	1	1	...		1	1	1
D15		0R5	0B5	1R5	1B5	...	238R5	238B5	239R5
D14		0R4	0B4	1R4	1B4	...	238R4	238B4	239R4
D13		0R3	0B3	1R3	1B3	...	238R3	238B3	239R3
D12		0R2	0B2	1R2	1B2	...	238R2	238B2	239R2
D11		0R1	0B1	1R1	1B1	...	238R1	238B1	239R1
D10		0R0	0B0	1R0	1B0	...	238R0	238B0	239R0
D9					...				
D8					...				
D7	C7	0G5		1G5		...	238G5		239G5
D6	C6	0G4		1G4		...	238G4		239G4
D5	C5	0G3		1G3		...	238G3		239G3
D4	C4	0G2		1G2		...	238G2		239G2
D3	C3	0G1		1G1		...	238G1		239G1
D2	C2	0G0		1G0		...	238G0		239G0
D1	C1				...				
D0	C0				...				


MDT[1:0]=""10"

Count	0	1	2	3		...	357	358	479	480
D/CX	0	1	1	1		...		1	1	1
D15		0R5	0B1	1R5	1B1	...	238R5	238B1	239R5	239B1
D14		0R4	0B0	1R4	1B0	...	238R4	238B0	239R4	239B0
D13		0R3		1R3		...	238R3		239R3	
D12		0R2		1R2		...	238R2		239R2	
D11		0R1		1R1		...	238R1		239R1	
D10		0R0		1R0		...	238R0		239R0	
D9		0G5		1G5		...	238G5		239G5	
D8		0G4		1G4		...	238G4		239G4	
D7	C7	0G3		1G3		...	238G3		239G3	
D6	C6	0G2		1G2		...	238G2		239G2	
D5	C5	0G1		1G1		...	238G1		239G1	
D4	C4	0G0		1G0		...	238G0		239G0	
D3	C3	0B5		1B5		...	238B5		239B5	
D2	C2	0B4		1B4		...	238B4		239B4	
D1	C1	0B3		1B3		...	238B3		239B3	
D0	C0	0B2		1B2		...	238B2		239B2	

MDT[1:0]=""11"

Count	0	1	2	3		...	357	358	479	480
D/CX	0	1	1	1		...		1	1	1
D15			0R3		1R3	...		238R3		239R3
D14			0R2		1R2	...		238R2		239R2
D13			0R1		1R1	...		238R1		239R1
D12			0R0		1R0	...		238R0		239R0
D11			0G5		1G5	...		238G5		239G5
D10			0G4		1G4	...		238G4		239G4
D9			0G3		1G3	...		238G3		239G3
D8			0G2		1G2	...		238G2		239G2
D7	C7		0G1		1G1	...		238G1		239G1
D6	C6		0G0		1G0	...		238G0		239G0
D5	C5		0B5		1B5	...		238B5		239B5
D4	C4		0B4		1B4	...		238B4		239B4
D3	C3		0B3		1B3	...		238B3		239B3
D2	C2		0B2		1B2	...		238B2		239B2
D1	C1	0R5	0B1	1R5	1B1	...	238R5	238B1	239R5	239B1
D0	C0	0R4	0B0	1R4	1B0	...	238R4	238B0	239R4	239B0

The 8080-II system 16-bit parallel bus interface of ILI9340D can be selected by settings IM [3:0] = "1001". The following shown figure is the example of interface with 8080-II MCU system interface.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	...	238	239	240
D/CX	0	1	1	1	...	1	1	1
D17		0R4	1R4	2R4	...	237R4	238R4	239R4
D16		0R3	1R3	2R3	...	237R3	238R3	239R3
D15		0R2	1R2	2R2	...	237R2	238R2	239R2
D14		0R1	1R1	2R1	...	237R1	238R1	239R1
D13		0R0	1R0	2R0	...	237R0	238R0	239R0
D12		0G5	1G5	2G5	...	237G5	238G5	239G5
D11		0G4	1G4	2G4	...	237G4	238G4	239G4
D10		0G3	1G3	2G3	...	237G3	238G3	239G3
D8	C7	0G2	1G2	2G2	...	237G2	238G2	239G2
D7	C6	0G1	1G1	2G1	...	237G1	238G1	239G1
D6	C5	0G0	1G0	2G0	...	237G0	238G0	239G0
D5	C4	0B4	1B4	2B4	...	237B4	238B4	239B4
D4	C3	0B3	1B3	2B3	...	237B3	238B3	239B3
D3	C2	0B2	1B2	2B2	...	237B2	238B2	239B2
D2	C1	0B1	1B1	2B1	...	237B1	238B1	239B1
D1	C0	0B0	1B0	2B0	...	237B0	238B0	239B0

262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0] = "00"

Count	0	1	2	3	...	358	359	360
D/CX	0	1	1	1	...	1	1	1
D17		0R5	0B5	1G5	...	238R5	238B5	239G5
D16		0R4	0B4	1G4	...	238R4	238B4	239G4
D15		0R3	0B3	1G3	...	238R3	238B3	239G3
D14		0R2	0B2	1G2	...	238R2	238B2	239G2
D13		0R1	0B1	1G1	...	238R1	238B1	239G1
D12		0R0	0B0	1G0	...	238R0	238B0	239G0
D11					...			
D10					...			
D8	C7	0G5	1R5	1B5	...	238G5	239R5	239B5
D7	C6	0G4	1R4	1B4	...	238G4	239R4	239B4
D6	C5	0G3	1R3	1B3	...	238G3	239R3	239B3
D5	C4	0G2	1R2	1B2	...	238G2	239R2	239B2
D4	C3	0G1	1R1	1B1	...	238G1	239R1	239B1
D3	C2	0G0	1R0	1B0	...	238G0	239R0	239B0
D2	C1				...			
D1	C0				...			

MDT[1:0] = "01"

Count	0	1	2	3	...	357	358	479	480
D/CX	0	1	1	1	...		1	1	1
D17		0R5	0B5	1R5	1B5	...	238R5	238B5	239R5
D16		0R4	0B4	1R4	1B4	...	238R4	238B4	239R4
D15		0R3	0B3	1R3	1B3	...	238R3	238B3	239R3
D14		0R2	0B2	1R2	1B2	...	238R2	238B2	239R2
D13		0R1	0B1	1R1	1B1	...	238R1	238B1	239R1
D12		0R0	0B0	1R0	1B0	...	238R0	238B0	239R0
D11					...				
D10					...				
D8	C7	0G5		1G5		...	238G5		239G5
D7	C6	0G4		1G4		...	238G4		239G4
D6	C5	0G3		1G3		...	238G3		239G3
D5	C4	0G2		1G2		...	238G2		239G2
D4	C3	0G1		1G1		...	238G1		239G1
D3	C2	0G0		1G0		...	238G0		239G0
D2	C1				...				
D1	C0				...				

MDT[1:0]=""10"


Count	0	1	2	3		...	357	358	479	480
D/CX	0	1	1	1		...		1	1	1
D17		0R5	0B1	1R5	1B1	...	238R5	238B1	239R5	239B1
D16		0R4	0B0	1R4	1B0	...	238R4	238B0	239R4	239B0
D15		0R3		1R3		...	238R3		239R3	
D14		0R2		1R2		...	238R2		239R2	
D13		0R1		1R1		...	238R1		239R1	
D12		0R0		1R0		...	238R0		239R0	
D11		0G5		1G5		...	238G5		239G5	
D10		0G4		1G4		...	238G4		239G4	
D8	C7	0G3		1G3		...	238G3		239G3	
D7	C6	0G2		1G2		...	238G2		239G2	
D6	C5	0G1		1G1		...	238G1		239G1	
D5	C4	0G0		1G0		...	238G0		239G0	
D4	C3	0B5		1B5		...	238B5		239B5	
D3	C2	0B4		1B4		...	238B4		239B4	
D2	C1	0B3		1B3		...	238B3		239B3	
D1	C0	0B2		1B2		...	238B2		239B2	

MDT[1:0]=""11"

Count	0	1	2	3		...	357	358	479	480
D/CX	0	1	1	1		...		1	1	1
D17			0R3		1R3	...		238R3		239R3
D16			0R2		1R2	...		238R2		239R2
D15			0R1		1R1	...		238R1		239R1
D14			0R0		1R0	...		238R0		239R0
D13			0G5		1G5	...		238G5		239G5
D12			0G4		1G4	...		238G4		239G4
D11			0G3		1G3	...		238G3		239G3
D10			0G2		1G2	...		238G2		239G2
D8	C7		0G1		1G1	...		238G1		239G1
D7	C6		0G0		1G0	...		238G0		239G0
D6	C5		0B5		1B5	...		238B5		239B5
D5	C4		0B4		1B4	...		238B4		239B4
D4	C3		0B3		1B3	...		238B3		239B3
D3	C2		0B2		1B2	...		238B2		239B2
D2	C1	0R5	0B1	1R5	1B1	...	238R5	238B1	239R5	239B1
D1	C0	0R4	0B0	1R4	1B0	...	238R4	238B0	239R4	239B0

7.6.6. 18-bit Parallel MCU Interface

The 8080- I₂ system 18-bit parallel bus interface of ILI9340D can be selected by setting hardware pin IM[3:0] to “0011”. The following shown figure is the example of interface with 8080- I₂ MCU system interface.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to “101”.


Count	0	1	2	3	...	238	239	240
D/CX	0	1	1	1	...	1	1	1
D17								
D16								
D15		0R4	1R4	2R4	...	237R4	238R4	239R4
D14		0R3	1R3	2R3	...	237R3	238R3	239R3
D13		0R2	1R2	2R2	...	237R2	238R2	239R2
D12		0R1	1R1	2R1	...	237R1	238R1	239R1
D11		0R0	1R0	2R0	...	237R0	238R0	239R0
D10		0G5	1G5	2G5	...	237G5	238G5	239G5
D9		0G4	1G4	2G4	...	237G4	238G4	239G4
D8		0G3	1G3	2G3	...	237G3	238G3	239G3
D7	C7	0G2	1G2	2G2	...	237G2	238G2	239G2
D6	C6	0G1	1G1	2G1	...	237G1	238G1	239G1
D5	C5	0G0	1G0	2G0	...	237G0	238G0	239G0
D4	C4	0B4	1B4	2B4	...	237B4	238B4	239B4
D3	C3	0B3	1B3	2B3	...	237B3	238B3	239B3
D2	C2	0B2	1B2	2B2	...	237B2	238B2	239B2
D1	C1	0B1	1B1	2B1	...	237B1	238B1	239B1
D0	C0	0B0	1B0	2B0	...	237B0	238B0	239B0

262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110".

Count	0	1	2	3	...	238	239	240
D/CX	0	1	1	1	...	1	1	1
D17		0R5	1R5	2R5	...	237R5	238R5	239R5
D16		0R4	1R4	2R4	...	237R4	238R4	239R4
D15		0R3	1R3	2R3	...	237R3	238R3	239R3
D14		0R2	1R2	2R2	...	237R2	238R2	239R2
D13		0R1	1R1	2R1	...	237R1	238R1	239R1
D12		0R0	1R0	2R0	...	237R0	238R0	239R0
D11		0G5	1G5	2G5	...	237G5	238G5	239G5
D10		0G4	1G4	2G4	...	237G4	238G4	239G4
D9		0G3	1G3	2G3	...	237G3	238G3	239G3
D8		0G2	1G2	2G2	...	237G2	238G2	239G2
D7	C7	0G1	1G1	2G1	...	237G1	238G1	239G1
D6	C6	0G0	1G0	2G0	...	237G0	238G0	239G0
D5	C5	0B5	1B5	2B5	...	237B5	238B5	239B5
D4	C4	0B4	1B4	2B4	...	237B4	238B4	239B4
D3	C3	0B3	1B3	2B3	...	237B3	238B3	239B3
D2	C2	0B2	1B2	2B2	...	237B2	238B2	239B2
D1	C1	0B1	1B1	2B1	...	237B1	238B1	239B1
D0	C0	0B0	1B0	2B0	...	237B0	238B0	239B0

The 8080-II system 18-bit parallel bus interface mode can be selected by settings IM [3:0] = "1011". The following shown figure is the example of interface with 8080-II MCU system interface.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	...	238	239	240
D/CX	0	1	1	1	...	1	1	1
D17								
D16								
D15		0R4	1R4	2R4	...	237R4	238R4	239R4
D14		0R3	1R3	2R3	...	237R3	238R3	239R3
D13		0R2	1R2	2R2	...	237R2	238R2	239R2
D12		0R1	1R1	2R1	...	237R1	238R1	239R1
D11		0R0	1R0	2R0	...	237R0	238R0	239R0
D10		0G5	1G5	2G5	...	237G5	238G5	239G5
D9		0G4	1G4	2G4	...	237G4	238G4	239G4
D8	C7	0G3	1G3	2G3	...	237G3	238G3	239G3
D7	C6	0G2	1G2	2G2	...	237G2	238G2	239G2
D6	C5	0G1	1G1	2G1	...	237G1	238G1	239G1
D5	C4	0G0	1G0	2G0	...	237G0	238G0	239G0
D4	C3	0B4	1B4	2B4	...	237B4	238B4	239B4
D3	C2	0B3	1B3	2B3	...	237B3	238B3	239B3
D2	C1	0B2	1B2	2B2	...	237B2	238B2	239B2
D1	C0	0B1	1B1	2B1	...	237B1	238B1	239B1
D0		0B0	1B0	2B0	...	237B0	238B0	239B0

262K color: 18-bit/pixel (RGB 6-6-6 bits input)


One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110".

Count	0	1	2	3	...	238	239	240
D/CX	0	1	1	1	...	1	1	1
D17		0R5	1R5	2R5	...	237R5	238R5	239R5
D16		0R4	1R4	2R4	...	237R4	238R4	239R4
D15		0R3	1R3	2R3	...	237R3	238R3	239R3
D14		0R2	1R2	2R2	...	237R2	238R2	239R2
D13		0R1	1R1	2R1	...	237R1	238R1	239R1
D12		0R0	1R0	2R0	...	237R0	238R0	239R0
D11		0G5	1G5	2G5	...	237G5	238G5	239G5
D10		0G4	1G4	2G4	...	237G4	238G4	239G4
D9		0G3	1G3	2G3	...	237G3	238G3	239G3
D8	C7	0G2	1G2	2G2	...	237G2	238G2	239G2
D7	C6	0G1	1G1	2G1	...	237G1	238G1	239G1
D6	C5	0G0	1G0	2G0	...	237G0	238G0	239G0
D5	C4	0B5	1B5	2B5	...	237B5	238B5	239B5
D4	C3	0B4	1B4	2B4	...	237B4	238B4	239B4
D3	C2	0B3	1B3	2B3	...	237B3	238B3	239B3
D2	C1	0B2	1B2	2B2	...	237B2	238B2	239B2
D1	C0	0B1	1B1	2B1	...	237B1	238B1	239B1
D0		0B0	1B0	2B0	...	237B0	238B0	239B0


7.6.7. 6-bit Parallel RGB Interface

The 6-bit RGB interface is selected by setting the DPI [2:0] bit to “110”. When RCM [1:0] are set to “10” and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 6-bit RGB data bus (D [5:0]) according to the data enable signal (DE) when RCM [1:0] are set to “10”. The RGB interface SYNC mode is selected by setting the RCM [1:0] to “11”, the valid display data is inputted in pixel unit via D [5:0] according to the VFP/VBP and HFP/HBP settings. Unused pins must be connected to GND to ensure normally operation. Registers can be set by the SPI system interface.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)




262K color: 18-bit/pixel (RGB 6-6-6 bits input)




ILI9340D has data transfer counters to count the first, second, third data transfer in 6-bit RGB interface mode. The transfer counter is always reset to the state of first data transfer on the falling edge of VSYNC. If a mismatch arises in the number of each data transfer, the counter is reset to the state of first data transfer at the start of the frame (i.e. on the falling edge of VSYNC) to restart data transfer in the correct order from the next frame. This function is expedient for moving picture display, which requires consecutive data transfer in light of minimizing effects from failed data transfer and enabling the system to return to a normal state.

Note that internal display operation is performed in units of pixels (RGB: taking 3 inputs of DOTCLK). Accordingly, the number of DOTCLK inputs in one frame period must be a multiple of 3 to complete data transfer correctly. Otherwise it will affect the display of that frame as well as the next frame.

SYNC Mode, RCM[1:0] = "11"




DE Mode, RCM[1:0] = "10"




7.6.8. 16-bit Parallel RGB Interface

The 16-bit RGB interface is selected by setting the DPI [2:0] bits to “101”. When RCM [1:0] are set to “10” and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data is transferred to the internal GRAM in synchronization with the display operation via 16-bit RGB data bus (D [17:13] & D [11:1]) according to the data enable signal (DE). The RGB interface SYNC mode is selected by setting the RCM [1:0] to “11”, the valid display data is inputted in pixel unit via D [17:13] and D [11:1] according to the VFP/VBP and HFP/HBP settings. The unused D12 and D0 pins must be connected to GND for ensure normally operation. Registers can be set by the SPI system interface.



7.6.9. 18-bit Parallel RGB Interface

The 18-bit RGB interface is selected by setting the DPI [2:0] bits to “110”. When RCM [1:0] are set to “10” and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 18-bit RGB data bus (D [17:0]) according to the data enable signal (DE) when RCM [1:0] are set to “10”. The RGB interface SYNC mode is selected by setting the RCM [1:0] to “11”, the valid display data is inputted in pixel unit via D [17:0] according to the VFP/VBP and HFP/HBP settings. Registers can be set by the SPI system interface.



8. Command

8.1. Command List

Regulative Command Set															
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex		
No Operation	0	1	↑	XX	0	0	0	0	0	0	0	0	00h		
Software Reset	0	1	↑	XX	0	0	0	0	0	0	0	1	01h		
Read Display Identification Information	0	1	↑	XX	0	0	0	0	0	1	0	0	04h		
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX		
	1	↑	1	XX	ID1 [7:0]									E3	
	1	↑	1	XX	ID2 [7:0]									00	
	1	↑	1	XX	ID3 [7:0]									00	
	0	1	↑	XX	0	0	0	0	1	0	0	1	09h		
Read Display Status	1	↑	1	XX	X	X	X	X	X	X	X	X	XX		
	1	↑	1	XX	D [31:25]									X 00	
	1	↑	1	XX	X	D [22:20]			D [19:16]						61
	1	↑	1	XX	D15	X	D13	X	X	D [10:8]				00	
	1	↑	1	XX	D [7:5]			X	X	X	X	X	X	00	
	0	1	↑	XX	0	0	0	0	1	0	1	0	0Ah		
Read Display Power Mode	1	↑	1	XX	X	X	X	X	X	X	X	X	XX		
	1	↑	1	XX	D [7:2]									0 08	
	0	1	↑	XX	0	0	0	0	1	0	1	1	OBh		
Read Display MADCTL	1	↑	1	XX	X	X	X	X	X	X	X	X	XX		
	1	↑	1	XX	D [7:2]									0 00	
	0	1	↑	XX	0	0	0	0	1	1	0	0	0Ch		
Read Display Pixel Format	1	↑	1	XX	X	X	X	X	X	X	X	X	XX		
	1	↑	1	XX	RIM	DPI [2:0]			X	DBI [2:0]				06	
	0	1	↑	XX	0	0	0	0	1	1	0	1	0Dh		
Read Display Image Format	1	↑	1	XX	X	X	X	X	X	X	X	X	XX		
	1	↑	1	XX	D7	X	D5	X	X	D [2:0]				00	
	0	1	↑	XX	0	0	0	0	1	1	1	0	0Eh		
Read Display Signal Mode	1	↑	1	XX	X	X	X	X	X	X	X	X	XX		
	1	↑	1	XX	D [7:2]									0 00	
	0	1	↑	XX	0	0	0	0	1	1	1	1	0Fh		
Read Display Self-Diagnostic Result	1	↑	1	XX	X	X	X	X	X	X	X	X	XX		
	1	↑	1	XX	D [7:6]			X	X	X	X	X	X	00	
	0	1	↑	XX	0	0	0	0	1	0	0	0	0	10h	
Enter Sleep Mode	0	1	↑	XX	0	0	0	1	0	0	0	0	0	10h	
Sleep OUT	0	1	↑	XX	0	0	0	1	0	0	0	0	1	11h	
Partial Mode ON	0	1	↑	XX	0	0	0	1	0	0	0	1	0	12h	
Normal Display Mode ON	0	1	↑	XX	0	0	0	1	0	0	0	1	1	13h	
Display Inversion OFF	0	1	↑	XX	0	0	1	0	0	0	0	0	0	20h	
Display Inversion ON	0	1	↑	XX	0	0	1	0	0	0	0	0	1	21h	
Gamma Set	0	1	↑	XX	0	0	1	0	0	1	1	0	0	26h	
	1	1	↑	XX	GC [7:0]									01	
Display OFF	0	1	↑	XX	0	0	1	0	1	0	0	0	0	28h	
Display ON	0	1	↑	XX	0	0	1	0	1	0	0	0	1	29h	
Column Address Set	0	1	↑	XX	0	0	1	0	1	0	1	0	0	2Ah	
	1	1	↑	XX	SC [15:8]									XX	
	1	1	↑	XX	SC [7:0]									XX	
	1	1	↑	XX	EC [15:8]									XX	
Page Address Set	1	1	↑	XX	EC [7:0]									XX	
	0	1	↑	XX	0	0	1	0	1	0	1	0	1	2Bh	
	1	1	↑	XX	SP [15:8]									XX	
	1	1	↑	XX	SP [7:0]									XX	
	1	1	↑	XX	EP [15:8]									XX	
	1	1	↑	XX	EP [7:0]									XX	

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Memory Write	0	1	↑	XX	0	0	1	0	1	1	0	0	2Ch
	1	1	↑					D [17:0]					XX
Color SET	0	1	↑	XX	0	0	1	0	1	1	0	1	2Dh
	1	↑	1	XX				R00 [5:0]					XX
	1	↑	1	XX				Rnn [5:0]					XX
	1	↑	1	XX				R31 [5:0]					XX
	1	↑	1	XX				G00 [5:0]					XX
	1	↑	1	XX				Gnn [5:0]					XX
	1	↑	1	XX				G63 [5:0]					XX
	1	↑	1	XX				B00 [5:0]					XX
	1	↑	1	XX				Bnn [5:0]					XX
	1	↑	1	XX				B31 [5:0]					XX
Memory Read	0	1	↑	XX	0	0	1	0	1	1	1	0	2Eh
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1			D [17:0]							XX
Partial Area	0	1	↑	XX	0	0	1	1	0	0	0	0	30h
	1	1	↑	XX				SR [15:8]					00
	1	1	↑	XX				SR [7:0]					00
	1	1	↑	XX				ER [15:8]					01
	1	1	↑	XX				ER [7:0]					3F
Vertical Scrolling Definition	0	1	↑	XX	0	0	1	1	0	0	1	1	33h
	1	1	↑	XX				TFA [15:8]					00
	1	1	↑	XX				TFA [7:0]					00
	1	1	↑	XX				VSA [15:8]					01
	1	1	↑	XX				VSA [7:0]					40
	1	1	↑	XX				BFA [15:8]					00
	1	1	↑	XX				BFA [7:0]					00
Tearing Effect Line OFF	0	1	↑	XX	0	0	1	1	0	1	0	0	34h
Tearing Effect Line ON	0	1	↑	XX	0	0	1	1	0	1	0	1	35h
	1	1	↑	XX	X	X	X	X	X	X	X	M	00
Memory Access Control	0	1	↑	XX	0	0	1	1	0	1	1	0	36h
	1	1	↑	XX	MY	MX	MV	ML	BGR	MH	X	X	00
Vertical Scrolling Start Address	0	1	↑	XX	0	0	1	1	0	1	1	1	37h
	1	1	↑	XX				VSP [15:8]					00
	1	1	↑	XX				VSP [7:0]					00
Idle Mode OFF	0	1	↑	XX	0	0	1	1	1	0	0	0	38h
Idle Mode ON	0	1	↑	XX	0	0	1	1	1	0	0	1	39h
Pixel Format Set	0	1	↑	XX	0	0	1	1	1	0	1	0	3Ah
	1	1	↑	XX	X		DPI [2:0]		X		DBI [2:0]		66
Write Display Brightness	0	1	↑	XX	0	1	0	1	0	0	0	1	51h
	1	1	↑	XX				DBV [7:0]					00
Read Display Brightness	0	1	↑	XX	0	1	0	1	0	0	1	0	52h
	1	↑	1	XX	X	X	X	X	X	X	X	XX	
	1	↑	1	XX				DBV [7:0]					00
Write CTRL Display	0	1	↑	XX	0	1	0	1	0	0	1	1	53h
	1	1	↑	XX	X	X	BCTR_L	X	DD	BL	X	X	00
Read CTRL Display	0	1	↑	XX	0	1	0	1	0	1	0	0	54h
	1	↑	1	XX	X	X	X	X	X	X	X	XX	
	1	↑	1	XX	X	X	BCTR_L	X	DD	BL	X	X	00
Write Content Adaptive Brightness Control	0	1	↑	XX	0	1	0	1	0	1	0	1	55h
	1	1	↑	XX	X	X	X	X	X	X	C [1:0]	00	
Read Content Adaptive Brightness Control	0	1	↑	XX	0	1	0	1	0	1	1	0	56h
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

	1	↑	1	XX	X	X	X	X	X	X	C [1:0]	00
Write CABC Minimum Brightness	0	1	↑	XX	0	1	0	1	1	1	1	0
	1	1	↑	XX								5Eh
Read CABC Minimum Brightness	0	1	↑	XX	0	1	0	1	0	1	1	1
	1	↑	1	XX	X	X	X	X	X	X	X	XX
	1	↑	1	XX								00
Read ID1	0	1	↑	XX	1	1	0	1	1	0	1	0
	1	↑	1	XX	X	X	X	X	X	X	X	XX
	1	↑	1	XX								XX
Read ID2	0	1	↑	XX	1	1	0	1	1	0	1	1
	1	↑	1	XX	X	X	X	X	X	X	X	XX
	1	↑	1	XX								XX
Read ID3	0	1	↑	XX	1	1	0	1	1	1	0	0
	1	↑	1	XX	X	X	X	X	X	X	X	XX
	1	↑	1	XX								XX

Extended Command Set													
Command Function	D/CX	RD X	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RGB Interface Signal Control	0	1	↑	XX	1	0	1	1	0	0	0	0	B0h
	1	1	↑	XX	ByPass MODE	RCM [1:0]	X	VSPL	HSPL	DPL	EPL	40	
Frame Control (In Normal Mode)	0	1	↑	XX	1	0	1	1	0	0	0	1	B1h
	1	1	↑	XX	X	X	X	X	X	X	DIVA [1:0]	00	
	1	1	↑	XX	X	X	X						1E
Frame Control (In Idle Mode)	0	1	↑	XX	1	0	1	1	0	0	1	0	B2h
	1	1	↑	XX	X	X	X	X	00	X	DIVB [1:0]	00	
	1	1	↑	XX	X	X	X						1E
Frame Control (In Partial Mode)	0	1	↑	XX	1	0	1	1	0	0	1	1	B3h
	1	1	↑	XX	X	X	X	X	00	X	DIVC [1:0]	00	
	1	1	↑	XX	X	X	X						1E
Display Inversion Control	0	1	↑	XX	1	0	1	1	0	1	0	0	B4h
	1	1	↑	XX	X	X	X	X	X	X	DINV[1:0]	02	
Blanking Porch Control	0	1	↑	XX	1	0	1	1	0	1	0	1	B5h
	1	1	↑	XX	0								02
	1	1	↑	XX	0								02
	1	1	↑	XX	0	0	0						0A
	1	1	↑	XX	0	0	0						14

Display Function Control	0	1	↑	XX	1	0	1	1	0	1	1	0	B6h
	1	1	↑	XX	X	X	X	X	PTG [1:0]				0A
	1	1	↑	XX	REV	GS	SS	SM					82
	1	1	↑	XX	X	X							27
	1	1	↑	XX	X	X							04
Entry Mode Set	0	1	↑	XX	1	0	1	1	0	1	1	1	B7h
	1	1	↑	XX	X	X	X	X	GON	DTE	GAS		06
Backlight Control 1	0	1	↑	XX	1	0	1	1	1	0	0	0	B8h
	1	1	↑	XX	X	X	X	X	X	X	X	XX	
	1	1	↑	XX	X	X	X	X					0B
Backlight Control 2	0	1	↑	XX	1	0	1	1	1	0	0	1	B9h
	1	1	↑	XX	X	X	X	X	X	X	X	XX	
	1	1	↑	XX									BB

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Backlight Control 3	0	1	↑	XX	1	0	1	1	1	0	1	0	BAh	
	1	1	↑	XX	X	X	X	X	X	X	X	XX		
	1	1	↑	XX	X	X	X	X	X	X	X	XX	04	
Backlight Control 4	0	1	↑	XX	1	0	1	1	1	0	1	1	BBh	
	1	1	↑	XX	X	X	X	X	X	X	X	XX		
	1	1	↑	XX	DTH_MV [3:0]				DTH_ST [3:0]				A8	
Backlight Control 5	0	1	↑	XX	1	0	1	1	1	1	0	0	BCh	
	1	1	↑	XX	X	X	X	X	X	X	X	XX		
	1	1	↑	XX	DIM2 [3:0]				X	DIM1 [2:0]			43	
Backlight Control 7	0	1	↑	XX	1	0	1	1	1	1	1	0	BEh	
	1	1	↑	XX	PWM_DIV [7:0]							D0		
Backlight Control 8	0	1	↑	XX	1	0	1	1	1	1	1	1	BFh	
	1	1	↑	XX	X	X	X	X	LEDONR	LEDONPOL	LEDPWMO	PL	02	
Power Control 1	0	1	↑	XX	1	1	0	0	0	0	0	0	C0h	
	1	1	↑	XX	X	X	X	X	VRH1 [4:0]				0F	
	1	1	↑	XX	X	X	X	X	VRH2 [4:0]				0D	
Power Control 2	0	1	↑	XX	1	1	0	0	0	0	0	1	C1h	
	1	1	↑	XX	0	VC[2:0]			0	BT [2:0]			00	
Power Control 3 (For Normal Mode)	0	1	↑	XX	1	1	0	0	0	0	1	0	C2h	
	1	1	↑	XX	1	DCA1 [2:0]			0	DCA0 [2:0]			B2	
Power Control 4 (For Idle Mode)	0	1	↑	XX	1	1	0	0	0	0	1	1	C3h	
	1	1	↑	XX	1	DCB1 [2:0]			0	DCB0 [2:0]			B2	
Power Control 5 (For Partial Mode)	0	1	↑	XX	1	1	0	0	0	1	0	0	C4h	
	1	1	↑	XX	1	DCC1 [2:0]			0	DCC0 [2:0]			B2	
VCOM Control 1	0	1	↑	XX	1	1	0	0	0	1	0	1	C5h	
	1	1	↑	XX	nVM	VCM[6:0]							E7	
	0	1	↑	XX	1	1	0	0	1	1	1	1	CFh	
	1	1	↑	XX	X	X	EN	X	X	X	X	X	00	
	1	1	↑	XX	X	X	1	X	X	X	X	EXTC	20	
NV Memory Write	0	1	↑	XX	1	1	0	1	0	0	0	0	D0h	
	1	1	↑	XX	X	X	X	X	PGM_ADR [3:0]				00	
	1	1	↑	XX	PGM_DATA [7:0]							XX		
NV Memory Protection Key	0	1	↑	XX	1	1	0	1	0	0	0	0	D1h	
	1	1	↑	XX	KEY [23:16]							XX		
	1	1	↑	XX	KEY [15:8]							XX		
	1	1	↑	XX	KEY [7:0]							XX		
NV Memory Status Read	0	1	↑	XX	1	1	0	1	0	0	1	0	D2h	
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX	
	1	↑	1	XX	MADCTL_CNT [1:0]			ID3_CNT [1:0]	ID2_CNT [1:0]	ID1_CNT [1:0]	VMF_CNT [2:0]			XX
	1	↑	1	XX	BUSY	X	X	X	X	VMF_CNT [2:0]			XX	

Read ID4	0	↑	1	XX	1	1	0	1	0	0	1	1	D3h
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	0	0	0	0	0	0	0	0	00
	1	↑	1	XX	1	0	0	1	0	0	0	1	93
	1	↑	1	XX	0	0	1	0	1	0	0	1	29
Get External Register by SPI	0	1	↑	XX	1	1	0	1	1	0	0	1	D9h
	1	1	↑	XX	X	X	X	ENSPI	SPI_EXT_ORD [3:0]				00
Positive Gamma	0	1	↑	XX	1	1	1	0	0	0	0	0	E0h

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Correction	1	1	↑	XX	X	X	X	X	VP0 [3:0]				05
	1	1	↑	XX	X	X			VP1 [5:0]				08
	1	1	↑	XX	X	X			VP2 [5:0]				0D
	1	1	↑	XX	X	X	X	X	VP4 [3:0]				07
	1	1	↑	XX	X	X	X	X	VP6 [4:0]				10
	1	1	↑	XX	X	X	X	X	VP13 [3:0]				08
	1	1	↑	XX	X				VP20 [6:0]				33
	1	1	↑	XX					VP27 [3:0]				35
	1	1	↑	XX	X				VP43 [6:0]				45
	1	1	↑	XX	X	X	X	X	VP50 [3:0]				04
	1	1	↑	XX	X	X	X	X	VP57 [4:0]				0B
	1	1	↑	XX	X	X	X	X	VP59 [3:0]				08
	1	1	↑	XX	X	X			VP61 [5:0]				1A
	1	1	↑	XX	X	X			VP62 [5:0]				1D
	1	1	↑	XX	X	X	X	X	VP63 [3:0]				0F
	0	1	↑	XX	1	1	1	0	0	0	0	1	E1h
	1	1	↑	XX	X	X	X	X	VN0 [4:0]				06
	1	1	↑	XX	X	X			VN1 [5:0]				23
	1	1	↑	XX	X	X			VN2 [5:0]				26
	1	1	↑	XX	X	X	X	X	VN4 [3:0]				00
	1	1	↑	XX	X	X	X	X	VN6 [4:0]				0C
	1	1	↑	XX	X	X	X	X	VN13 [3:0]				01
	1	1	↑	XX	X				VN20 [6:0]				39
	1	1	↑	XX					VN27 [3:0]				02
	1	1	↑	XX	X				VN43 [6:0]				4A
	1	1	↑	XX	X	X	X	X	VN50 [3:0]				02
	1	1	↑	XX	X	X	X	X	VN57 [4:0]				0C
	1	1	↑	XX	X	X	X	X	VN59 [3:0]				07
	1	1	↑	XX	X	X			VN61 [5:0]				31
	1	1	↑	XX	X	X			VN62 [5:0]				36
	1	1	↑	XX	X	X	X	X	VN63 [4:0]				0F
Digital Gamma Control 1	0	1	↑	XX	1	1	1	0	0	0	1	0	E2h
1 st Parameter	1	1	↑	XX					RCA0 [3:0]				XX
:	1	1	↑	XX					RCAx [3:0]				XX
16 th Parameter	1	1	↑	XX					RCA15 [3:0]				XX
Digital Gamma Control 2	0	1	↑	XX	1	1	1	0	0	0	1	1	E3h
1 st Parameter	1	1	↑	XX					RFA0 [3:0]				XX
:	1	1	↑	XX					RFAx [3:0]				XX
64 th Parameter	1	1	↑	XX					RFA63 [3:0]				XX
Interface Control	0	1	↑	XX	1	1	1	1	0	1	1	1	F6h
	1	1	↑	XX	MY_EOR	MX_EOR	MV_EOR	X	BGR_EOR	X	X		41
	1	1	↑	XX	X	X			EPF [1:0]	X	X		MDT [1:0]
	1	1	↑	XX	X	X	ENDIAN	X	DM [1:0]	RM	RIM		00
Level 3 Command													
Read Memory Continue	0	1	↑	XX	0	0	1	1	1	1	0	0	3Ch
	1	↑	1	XX	X	X	X	X	X	X	X	XX	
	1	↑	1						D [17:0]				XX
Read Memory Continue	0	1	↑	XX	0	0	1	1	1	1	1	0	3Eh
	1	↑	1	XX	X	X	X	X	X	X	X	XX	
	1	↑	1						D [17:0]				XX
Set Tear Scanline	0	1	↑	XX	0	1	0	0	0	1	0	0	44h
	1	1	↑	XX	X	X	X	X	X	X	X		00
	1	1	↑	XX					STS [7:0]				00
Get Scanline	0	1	↑	XX	0	1	0	0	0	1	0	1	45h
	1	↑	1	XX	X	X	X	X	X	X	X	XX	
	1	↑	1	XX	X	X	X	X	X	X	X	GTS [9:8]	00

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

1	↑	1	XX	GTS [7:0]	00
---	---	---	----	-----------	----

Note 1: Undefined commands are treated as NOP (00h) command.

Note 2: B0 to D9 and DE to FF are for factory use of display supplier. USER can decide if these commands are available or they are treated as NOP (00h) commands before shipping to USER. Default value is NOP (00h).

Note 3: Commands 10h, 12h, 13h, 26h, 28h, 29h, 30h, 36h (Bit B4 only), 38h and 39h are updated during V-SYNC when ILI9340D is in Sleep OUT mode to avoid abnormal visual effects. During Sleep IN mode, these commands are updated immediately. Read status (09h), Read display power mode (0Ah), Read display MADCTL (0Bh), Read display pixel format (0Ch), Read display image mode (0Dh), Read display signal mode (0Eh) and Read display self diagnostic result (0Fh) of these commands are updated immediately both in Sleep IN mode and Sleep OUT mode.

8.2. Description of Level 1 Command

8.2.1. NOP (00h)

NOP (No Operation)																									
00h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	0	0	0	0	0	00h												
Parameter	No Parameter.																								
Description	This command is an empty command; it does not have any effect on the display module. However it can be used to terminate Frame Memory Write or Read as described in RAMWR (Memory Write) and RAMRD (Memory Read) Commands. X = Don't care.																								
Restriction	None																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>N/A</td> </tr> <tr> <td>SW Reset</td> <td>N/A</td> </tr> <tr> <td>HW Reset</td> <td>N/A</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	N/A	SW Reset	N/A	HW Reset	N/A				
Status	Default Value																								
Power On Sequence	N/A																								
SW Reset	N/A																								
HW Reset	N/A																								
Flow Chart	None																								

8.2.2. Software Reset (01h)

SWRESET																									
01h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	0	0	0	0	1	01h												
Parameter	No Parameter.																								
Description	<p>When the Software Reset command is written, it causes a software reset. It resets the commands and parameters to their S/W Reset default values. (See default tables in each command description.)</p> <p>Note: The Frame Memory contents are unaffected by this command</p> <p>X = Don't care.</p>																								
Restriction	<p>It will be necessary to wait 5msec before sending new command following software reset. The display module loads all display supplier factory default values to the registers during this 5msec. If Software Reset is applied during Sleep Out mode, it will be necessary to wait 120msec before sending Sleep out command. Software Reset Command cannot be sent during Sleep Out sequence.</p>																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>N/A</td> </tr> <tr> <td>SW Reset</td> <td>N/A</td> </tr> <tr> <td>HW Reset</td> <td>N/A</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	N/A	SW Reset	N/A	HW Reset	N/A				
Status	Default Value																								
Power On Sequence	N/A																								
SW Reset	N/A																								
HW Reset	N/A																								
Flow Chart	<pre> graph TD A[SWRESET(01h)] --> B([Display whole blank screen]) B --> C{Set Commands to S/W Default Values} C --> D([Sleep In Mode]) </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command (triangular box) Parameter (rectangle) Display (oval) Action (diamond) Mode (hexagon) Sequential transfer (trapezoid) 																								

8.2.3. Read display identification information (04h)

04h															RDDIDIF (Read Display Identification Information)														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																
Command	0	1	↑	XX	0	0	0	0	0	1	0	0	04h																
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X																
2 nd Parameter	1	↑	1	XX	ID1 [7:0]										E3														
3 rd Parameter	1	↑	1	XX	ID2 [7:0]										00														
4 th Parameter	1	↑	1	XX	ID3 [7:0]										00														
Description	This read byte returns 24 bits display identification information. The 1 st parameter is dummy data. The 2 nd parameter (ID1 [7:0]): LCD module's manufacturer ID. The 3 rd parameter (ID2 [7:0]): LCD module/driver version ID. The 4 th parameter (ID3 [7:0]): LCD module/driver ID.																												
Restriction																													
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>															Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
Status	Availability																												
Normal Mode On, Idle Mode Off, Sleep Out	Yes																												
Normal Mode On, Idle Mode On, Sleep Out	Yes																												
Partial Mode On, Idle Mode Off, Sleep Out	Yes																												
Partial Mode On, Idle Mode On, Sleep Out	Yes																												
Sleep In	Yes																												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>See description</td> </tr> <tr> <td>SW Reset</td> <td>See description</td> </tr> <tr> <td>HW Reset</td> <td>See description</td> </tr> </tbody> </table>															Status	Default Value	Power On Sequence	See description	SW Reset	See description	HW Reset	See description						
Status	Default Value																												
Power On Sequence	See description																												
SW Reset	See description																												
HW Reset	See description																												
Flow Chart	<p>The flowchart illustrates the communication between the Host and the Driver. A box labeled "RDDIDIF(04h)" is at the top. An arrow points down to a dashed line separating the Host from the Driver. Below the dashed line, a trapezoid represents the Driver. Inside the trapezoid, text specifies the four parameters sent by the Host:</p> <ul style="list-style-type: none"> 1st Parameter: Dummy Read 2nd Parameter: Send LCD module's manufacturer information 3rd Parameter: Send panel type and LCM/driver version information 4th Parameter: Send module/driver information <p>To the right of the trapezoid is a legend box with a dashed border, titled "Legend". It contains six items with corresponding symbols: <ul style="list-style-type: none"> Command: A parallelogram. Parameter: A rounded rectangle. Display: A horizontal oval. Action: A right-pointing arrow. Mode: A left-pointing arrow. Sequential transfer: An oval with a curved arrow pointing to it. </p>																												

8.2.4. Read Display Status (09h)

09h	RDDST (Read Display Status)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	XX	0	0	0	0	1	0	0	1	09h	
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X	
2 nd Parameter	1	↑	1	XX	D [31:25]						0	00		
3 rd Parameter	1	↑	1	XX	0	D [22:20]			D [19:16]			61		
4 th Parameter	1	↑	1	XX	D15	0	D13	0	0	D [10:8]			00	
5 th Parameter	1	↑	1	XX	D [7:5]			0	0	0	0	0	00	
Description	This command indicates the current status of the display as described in the table below:													
	Bit	Description		Value	Status									
	D31	Booster voltage status		0	Booster OFF									
				1	Booster ON									
	D30	Row address order		0	Top to Bottom (When MADCTL B7='0')									
				1	Bottom to Top (When MADCTL B7='1')									
	D29	Column address order		0	Left to Right (When MADCTL B6='0').									
				1	Right to Left (When MADCTL B6='1').									
	D28	Row/column exchange		0	Normal Mode (When MADCTL B5='0').									
				1	Reverse Mode (When MADCTL B5='1').									
	D27	Vertical refresh		0	LCD Refresh Top to Bottom (When MADCTL B4='0')									
				1	LCD Refresh Bottom to Top (When MADCTL B4='1').									
	D26	RGB/BGR order		0	RGB (When MADCTL B3='0')									
				1	BGR (When MADCTL B3='1')									
	D25	Horizontal refresh order		0	LCD Refresh Left to Right (When MADCTL B2='0')									
				1	LCD Refresh Right to Left (When MADCTL B2='1')									
	D24	Not used		0	---									
	D23	Not used		0	---									
	D22	Interface color pixel format definition		101	16-bit/pixel									
	D21			110	18-bit/pixel									
	D20			0	Idle Mode OFF									
	D19	Idle mode ON/OFF		1	Idle Mode ON									
	D18			0	Partial Mode OFF									
	D17	Sleep IN/OUT		1	Partial Mode ON.									
	D16			0	Sleep IN Mode									
	D15	Display normal mode ON/OFF		1	Sleep OUT Mode.									
	D14			0	Display Normal Mode OFF.									
	D13	Not defined		1	Display Normal Mode ON.									
	D12	Not used		0	Not defined									
	D11	Not used		0	Not defined									
	D10	Display ON/OFF		0	Not defined									
	D9			1	Display is OFF									
	D[8:6]	Gamma curve selection		0	Display is ON									
				1	Tearing Effect Line OFF									
				000	Tearing Effect ON									
				001	GC0									
				010	GC1									
				011	GC2									
				other	GC3									
					Not defined									

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

		D5	Tearing effect line mode	0	Mode 1, V-Blanking only												
				1	Mode 2, both H-Blanking and V-Blanking.												
		D4	Not used	0	---												
		D3	Not used	0	---												
		D2	Not used	0	---												
		D1	Not used	0	---												
		D0	Not used	0	---												
X = Don't care																	
Restriction																	
Register Availability				<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																
Normal Mode On, Idle Mode Off, Sleep Out	Yes																
Normal Mode On, Idle Mode On, Sleep Out	Yes																
Partial Mode On, Idle Mode Off, Sleep Out	Yes																
Partial Mode On, Idle Mode On, Sleep Out	Yes																
Sleep In	Yes																
Default				<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>32'h0061000h</td></tr> <tr> <td>SW Reset</td><td>32'h0061000h</td></tr> <tr> <td>HW Reset</td><td>32'h0061000h</td></tr> </tbody> </table>		Status	Default Value	Power On Sequence	32'h0061000h	SW Reset	32'h0061000h	HW Reset	32'h0061000h				
Status	Default Value																
Power On Sequence	32'h0061000h																
SW Reset	32'h0061000h																
HW Reset	32'h0061000h																
Flow Chart				<p>RDDST(09h)</p> <p>Host</p> <p>Driver</p> <p>1st Parameter: Dummy Read 2nd Parameter: Send D[31:25] display status 3rd Parameter: Send D[19:16] display status 4th Parameter: Send D[10:8] display status 5th Parameter: Send D[7:5] display status</p>	<p>Legend</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 												

8.2.5. Read Display Power Mode (0Ah)

0Ah	RDDPM (Read Display Power Mode)																																																																									
	D/CX	RDX	WRX	D17-8		D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																												
Command	0	1	↑	XX		0	0	0	0	1	0	1	0	0Ah																																																												
1 st Parameter	1	↑	1	XX		X	X	X	X	X	X	X	X	X																																																												
2 nd Parameter	1	↑	1	XX		D7	D6	D5	D4	D3	D2	D1	D0	08																																																												
Description	This command indicates the current status of the display as described in the table below:																																																																									
	<table border="1"> <thead> <tr> <th>Bit</th> <th>Value</th> <th>Description</th> <th>Comment</th> </tr> </thead> <tbody> <tr> <td>D7</td> <td>0</td> <td>Booster Off or has a fault.</td> <td>---</td> </tr> <tr> <td></td> <td>1</td> <td>Booster On and working OK</td> <td>---</td> </tr> <tr> <td>D6</td> <td>0</td> <td>Idle Mode Off.</td> <td>---</td> </tr> <tr> <td></td> <td>1</td> <td>Idle Mode On.</td> <td>---</td> </tr> <tr> <td>D5</td> <td>0</td> <td>Partial Mode Off.</td> <td>---</td> </tr> <tr> <td></td> <td>1</td> <td>Partial Mode On.</td> <td>---</td> </tr> <tr> <td>D4</td> <td>0</td> <td>Sleep In Mode</td> <td>---</td> </tr> <tr> <td></td> <td>1</td> <td>Sleep Out Mode</td> <td>---</td> </tr> <tr> <td>D3</td> <td>0</td> <td>Display Normal Mode Off.</td> <td>---</td> </tr> <tr> <td></td> <td>1</td> <td>Display Normal Mode On</td> <td>---</td> </tr> <tr> <td>D2</td> <td>0</td> <td>Display is Off.</td> <td>---</td> </tr> <tr> <td></td> <td>1</td> <td>Display is On</td> <td>---</td> </tr> <tr> <td>D1</td> <td>--</td> <td>Not Defined</td> <td>Set to '0'</td> </tr> <tr> <td>D0</td> <td>--</td> <td>Not Defined</td> <td>Set to '0'</td> </tr> </tbody> </table>														Bit	Value	Description	Comment	D7	0	Booster Off or has a fault.	---		1	Booster On and working OK	---	D6	0	Idle Mode Off.	---		1	Idle Mode On.	---	D5	0	Partial Mode Off.	---		1	Partial Mode On.	---	D4	0	Sleep In Mode	---		1	Sleep Out Mode	---	D3	0	Display Normal Mode Off.	---		1	Display Normal Mode On	---	D2	0	Display is Off.	---		1	Display is On	---	D1	--	Not Defined	Set to '0'	D0	--	Not Defined	Set to '0'
Bit	Value	Description	Comment																																																																							
D7	0	Booster Off or has a fault.	---																																																																							
	1	Booster On and working OK	---																																																																							
D6	0	Idle Mode Off.	---																																																																							
	1	Idle Mode On.	---																																																																							
D5	0	Partial Mode Off.	---																																																																							
	1	Partial Mode On.	---																																																																							
D4	0	Sleep In Mode	---																																																																							
	1	Sleep Out Mode	---																																																																							
D3	0	Display Normal Mode Off.	---																																																																							
	1	Display Normal Mode On	---																																																																							
D2	0	Display is Off.	---																																																																							
	1	Display is On	---																																																																							
D1	--	Not Defined	Set to '0'																																																																							
D0	--	Not Defined	Set to '0'																																																																							
	X = Don't care																																																																									
Restriction																																																																										
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>														Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																																
Status	Availability																																																																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																																									
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																																									
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																																																									
Partial Mode On, Idle Mode On, Sleep Out	Yes																																																																									
Sleep In	Yes																																																																									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h08h</td> </tr> <tr> <td>SW Reset</td> <td>8'h08h</td> </tr> <tr> <td>HW Reset</td> <td>8'h08h</td> </tr> </tbody> </table>														Status	Default Value	Power On Sequence	8'h08h	SW Reset	8'h08h	HW Reset	8'h08h																																																				
Status	Default Value																																																																									
Power On Sequence	8'h08h																																																																									
SW Reset	8'h08h																																																																									
HW Reset	8'h08h																																																																									
Flow Chart	<p>The flowchart illustrates the communication sequence between the Host and the Driver. It starts with the Host sending the RDDPM(0Ah) command. This is followed by the 1st Parameter, which is a dummy read. Finally, the 2nd Parameter is sent, which consists of the D[7:2] display power mode status.</p> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																																																																									

8.2.6. Read Display MADCTL (0Bh)

0Bh		RDDMADCTL (Read Display MADCTL)																																																																																																
		D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																																				
Command		0	1	↑	XX	0	0	0	0	1	0	1	1	0Bh																																																																																				
1 st Parameter		1	↑	1	XX	X	X	X	X	X	X	X	X	X																																																																																				
2 nd Parameter		1	↑	1	XX	D7	D6	D5	D4	D3	D2	D1	D0	00																																																																																				
Description	This command indicates the current status of the display as described in the table below:																																																																																																	
	<table border="1"> <thead> <tr> <th>Bit</th><th>Value</th><th colspan="3">Description</th><th>Comment</th></tr> </thead> <tbody> <tr> <td rowspan="2">D7</td><td>0</td><td colspan="3">Top to Bottom (When MADCTL B7='0').</td><td>---</td></tr> <tr> <td>1</td><td colspan="3">Bottom to Top (When MADCTL B7='1').</td><td>---</td></tr> <tr> <td rowspan="2">D6</td><td>0</td><td colspan="3">Left to Right (When MADCTL B6='0')</td><td>---</td></tr> <tr> <td>1</td><td colspan="3">Right to Left (When MADCTL B6='1')</td><td>---</td></tr> <tr> <td rowspan="2">D5</td><td>0</td><td colspan="3">Normal Mode (When MADCTL B5='0').</td><td>---</td></tr> <tr> <td>1</td><td colspan="3">Reverse Mode (When MADCTL B5='1')</td><td>---</td></tr> <tr> <td rowspan="2">D4</td><td>0</td><td colspan="3">LCD Refresh Top to Bottom (When MADCTL B4='0')</td><td>---</td></tr> <tr> <td>1</td><td colspan="3">LCD Refresh Bottom to Top (When MADCTL B4='1').</td><td>---</td></tr> <tr> <td rowspan="2">D3</td><td>0</td><td colspan="3">RGB (When MADCTL B3='0')</td><td>---</td></tr> <tr> <td>1</td><td colspan="3">BGR (When MADCTL B3='1').</td><td>---</td></tr> <tr> <td rowspan="2">D2</td><td>0</td><td colspan="3">LCD Refresh Left to Right (When MADCTL B2='0').</td><td>---</td></tr> <tr> <td>1</td><td colspan="3">LCD Refresh Right to Left (When MADCTL B2='1').</td><td>---</td></tr> <tr> <td>D1</td><td>--</td><td colspan="3">Switching between Segment outputs and RAM</td><td>Set to '0'</td></tr> <tr> <td>D0</td><td>--</td><td colspan="3" rowspan="4">Switching between Segment outputs and RAM</td><td>Set to '0'</td></tr> </tbody> </table>														Bit	Value	Description			Comment	D7	0	Top to Bottom (When MADCTL B7='0').			---	1	Bottom to Top (When MADCTL B7='1').			---	D6	0	Left to Right (When MADCTL B6='0')			---	1	Right to Left (When MADCTL B6='1')			---	D5	0	Normal Mode (When MADCTL B5='0').			---	1	Reverse Mode (When MADCTL B5='1')			---	D4	0	LCD Refresh Top to Bottom (When MADCTL B4='0')			---	1	LCD Refresh Bottom to Top (When MADCTL B4='1').			---	D3	0	RGB (When MADCTL B3='0')			---	1	BGR (When MADCTL B3='1').			---	D2	0	LCD Refresh Left to Right (When MADCTL B2='0').			---	1	LCD Refresh Right to Left (When MADCTL B2='1').			---	D1	--	Switching between Segment outputs and RAM			Set to '0'	D0	--	Switching between Segment outputs and RAM			Set to '0'
Bit	Value	Description			Comment																																																																																													
D7	0	Top to Bottom (When MADCTL B7='0').			---																																																																																													
	1	Bottom to Top (When MADCTL B7='1').			---																																																																																													
D6	0	Left to Right (When MADCTL B6='0')			---																																																																																													
	1	Right to Left (When MADCTL B6='1')			---																																																																																													
D5	0	Normal Mode (When MADCTL B5='0').			---																																																																																													
	1	Reverse Mode (When MADCTL B5='1')			---																																																																																													
D4	0	LCD Refresh Top to Bottom (When MADCTL B4='0')			---																																																																																													
	1	LCD Refresh Bottom to Top (When MADCTL B4='1').			---																																																																																													
D3	0	RGB (When MADCTL B3='0')			---																																																																																													
	1	BGR (When MADCTL B3='1').			---																																																																																													
D2	0	LCD Refresh Left to Right (When MADCTL B2='0').			---																																																																																													
	1	LCD Refresh Right to Left (When MADCTL B2='1').			---																																																																																													
D1	--	Switching between Segment outputs and RAM			Set to '0'																																																																																													
D0	--	Switching between Segment outputs and RAM			Set to '0'																																																																																													
	X = Don't care																																																																																																	
Restriction																																																																																																		
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>														Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																																																								
Status	Availability																																																																																																	
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																																																																	
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																																																																	
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																																																																																	
Partial Mode On, Idle Mode On, Sleep Out	Yes																																																																																																	
Sleep In	Yes																																																																																																	
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>8'h00h</td></tr> <tr> <td>SW Reset</td><td>No Change</td></tr> <tr> <td>HW Reset</td><td>8'h00h</td></tr> </tbody> </table>														Status	Default Value	Power On Sequence	8'h00h	SW Reset	No Change	HW Reset	8'h00h																																																																												
Status	Default Value																																																																																																	
Power On Sequence	8'h00h																																																																																																	
SW Reset	No Change																																																																																																	
HW Reset	8'h00h																																																																																																	
Flow Chart	<p>The flowchart illustrates the communication between the Host and the Driver. A box labeled "RDDMADCTL(0Bh)" represents the command sent by the Host. An arrow points from this box to the Driver, which is represented by a trapezoid. Inside the trapezoid, the text "Host" is above "Driver". Below the trapezoid, the text "1st Parameter: Dummy Read" and "2nd Parameter: Send D[7:2] display power mode status" is displayed. To the right of the trapezoid, a legend defines symbols: a triangle for Command, a rectangle for Parameter, an oval for Display, a diamond for Action, another rectangle for Mode, and an oval for Sequential transfer.</p>																																																																																																	

8.2.7. Read Display Pixel Format (0Ch)

0Ch	RDDCOLMOD (Read Display Pixel Format)													HEX																			
	D/CX	RDX	WRX	D17-8		D7	D6	D5	D4	D3	D2	D1	D0	HEX																			
Command	0	1	↑	XX		0	0	0	0	1	1	0	0	0Ch																			
1 st Parameter	1	↑	1	XX		X	X	X	X	X	X	X	X	X																			
2 nd Parameter	1	↑	1	XX		RIM	DPI [2:0]			0	DBI [2:0]			06																			
Description	This command indicates the current status of the display as described in the table below:																																
	RIM DPI [2:0]				RGB Interface Format																												
	0	0	0	0	Reserved																												
	0	0	0	1	Reserved																												
	0	0	1	0	Reserved																												
	0	0	1	1	Reserved																												
	0	1	0	0	Reserved																												
	0	1	0	1	16 bits / pixel																												
	0	1	1	0	18 bits / pixel																												
	0	1	1	1	Reserved																												
	1	1	0	1	16 bits / pixel (6-bit 3 times data transfer)																												
	1	1	1	0	18 bits / pixel (6-bit 3 times data transfer)																												
X = Don't care																																	
Restriction																																	
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes								
Status	Availability																																
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																
Normal Mode On, Idle Mode On, Sleep Out	Yes																																
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																
Partial Mode On, Idle Mode On, Sleep Out	Yes																																
Sleep In	Yes																																
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="3">Default Value</th> </tr> <tr> <th>RIM</th> <th>DPI [2:0]</th> <th>DBI [2:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>1'b0</td> <td>3'b000</td> <td>3'b110</td> </tr> <tr> <td>SW Reset</td> <td>No Chang</td> <td>No Chang</td> <td>No Chang</td> </tr> <tr> <td>HW Reset</td> <td>1'b0</td> <td>3'b000</td> <td>3'b110</td> </tr> </tbody> </table>													Status	Default Value			RIM	DPI [2:0]	DBI [2:0]	Power On Sequence	1'b0	3'b000	3'b110	SW Reset	No Chang	No Chang	No Chang	HW Reset	1'b0	3'b000	3'b110	
Status	Default Value																																
	RIM	DPI [2:0]	DBI [2:0]																														
Power On Sequence	1'b0	3'b000	3'b110																														
SW Reset	No Chang	No Chang	No Chang																														
HW Reset	1'b0	3'b000	3'b110																														
Flow Chart	<p>Legend</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																																


8.2.8. Read Display Image Format (0Dh)

0Dh	RDDIM (Read Display Image Mode)																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	0	1	1	0	1	0Dh												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	XX	D7	0	D5	0	0	D [2:0]			00												
Description	This command indicates the current status of the display as described in the table below: Bit D7 – Vertical Scrolling On/Off '0' = Vertical Scrolling is Off. '1' = Vertical Scrolling is On. Bit D5 – Inversion On/Off '0' = Inversion is Off. '1' = Inversion is On. <table border="1"> <thead> <tr> <th>D [2:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>Gamma curve 1 (G2.2)</td> </tr> <tr> <td>001</td> <td>Gamma curve 2 (G1.8)</td> </tr> <tr> <td>010</td> <td>Gamma curve 3 (G2.5)</td> </tr> <tr> <td>011</td> <td>Gamma curve 4 (G1.0)</td> </tr> <tr> <td>Other</td> <td>Not defined</td> </tr> </tbody> </table> X = Don't care													D [2:0]	Description	000	Gamma curve 1 (G2.2)	001	Gamma curve 2 (G1.8)	010	Gamma curve 3 (G2.5)	011	Gamma curve 4 (G1.0)	Other	Not defined
D [2:0]	Description																								
000	Gamma curve 1 (G2.2)																								
001	Gamma curve 2 (G1.8)																								
010	Gamma curve 3 (G2.5)																								
011	Gamma curve 4 (G1.0)																								
Other	Not defined																								
Restriction																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>3'b000</td> </tr> <tr> <td>SW Reset</td> <td>3'b000</td> </tr> <tr> <td>HW Reset</td> <td>3'b000</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	3'b000	SW Reset	3'b000	HW Reset	3'b000				
Status	Default Value																								
Power On Sequence	3'b000																								
SW Reset	3'b000																								
HW Reset	3'b000																								
Flow Chart	<p>Legend</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer <p>1st Parameter: Dummy Read 2nd Parameter: Send D[7:0] display image mode status</p>																								








8.2.9. Read Display Signal Mode (0Eh)

0Eh	RDDSM (Read Display Signal Mode)																																																									
	D/CX	RDX	WRX	D17-8		D7	D6	D5	D4	D3	D2	D1	D0	HEX																																												
Command	0	1	↑	XX		0	0	0	0	1	1	1	0	0Eh																																												
1 st Parameter	1	↑	1	XX		X	X	X	X	X	X	X	X	X																																												
2 nd Parameter	1	↑	1	XX		D7	D6	D5	D4	D3	D2	D1	D0	00																																												
Description	This command indicates the current status of the display as described in the table below:																																																									
	<table border="1"> <thead> <tr> <th>Bit</th> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>D7</td> <td>0</td> <td>Tearing effect line OFF</td> </tr> <tr> <td></td> <td>1</td> <td>Tearing effect line ON</td> </tr> <tr> <td>D6</td> <td>0</td> <td>Tearing effect line mode 1</td> </tr> <tr> <td></td> <td>1</td> <td>Tearing effect line mode 2</td> </tr> <tr> <td>D5</td> <td>0</td> <td>Horizontal sync. (RGB interface) OFF</td> </tr> <tr> <td></td> <td>1</td> <td>Horizontal sync. (RGB interface) ON</td> </tr> <tr> <td>D4</td> <td>0</td> <td>Vertical sync. (RGB interface) OFF</td> </tr> <tr> <td></td> <td>1</td> <td>Vertical sync. (RGB interface) ON</td> </tr> <tr> <td>D3</td> <td>0</td> <td>Pixel clock (DOTCLK, RGB interface) OFF</td> </tr> <tr> <td></td> <td>1</td> <td>Pixel clock (DOTCLK, RGB interface) ON</td> </tr> <tr> <td>D2</td> <td>0</td> <td>Data enable (DE, RGB interface) OFF</td> </tr> <tr> <td></td> <td>1</td> <td>Data enable (DE, RGB interface) ON</td> </tr> <tr> <td>D1</td> <td>0</td> <td>Reserved</td> </tr> <tr> <td>D0</td> <td>0</td> <td>Reserved</td> </tr> </tbody> </table>													Bit	Value	Description	D7	0	Tearing effect line OFF		1	Tearing effect line ON	D6	0	Tearing effect line mode 1		1	Tearing effect line mode 2	D5	0	Horizontal sync. (RGB interface) OFF		1	Horizontal sync. (RGB interface) ON	D4	0	Vertical sync. (RGB interface) OFF		1	Vertical sync. (RGB interface) ON	D3	0	Pixel clock (DOTCLK, RGB interface) OFF		1	Pixel clock (DOTCLK, RGB interface) ON	D2	0	Data enable (DE, RGB interface) OFF		1	Data enable (DE, RGB interface) ON	D1	0	Reserved	D0	0	Reserved
Bit	Value	Description																																																								
D7	0	Tearing effect line OFF																																																								
	1	Tearing effect line ON																																																								
D6	0	Tearing effect line mode 1																																																								
	1	Tearing effect line mode 2																																																								
D5	0	Horizontal sync. (RGB interface) OFF																																																								
	1	Horizontal sync. (RGB interface) ON																																																								
D4	0	Vertical sync. (RGB interface) OFF																																																								
	1	Vertical sync. (RGB interface) ON																																																								
D3	0	Pixel clock (DOTCLK, RGB interface) OFF																																																								
	1	Pixel clock (DOTCLK, RGB interface) ON																																																								
D2	0	Data enable (DE, RGB interface) OFF																																																								
	1	Data enable (DE, RGB interface) ON																																																								
D1	0	Reserved																																																								
D0	0	Reserved																																																								
	X = Don't care																																																									
Restriction																																																										
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																	
Status	Availability																																																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																									
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																									
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																																									
Partial Mode On, Idle Mode On, Sleep Out	Yes																																																									
Sleep In	Yes																																																									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h00h</td> </tr> <tr> <td>SW Reset</td> <td>8'h00h</td> </tr> <tr> <td>HW Reset</td> <td>8'h00h</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	8'h00h	SW Reset	8'h00h	HW Reset	8'h00h																																					
Status	Default Value																																																									
Power On Sequence	8'h00h																																																									
SW Reset	8'h00h																																																									
HW Reset	8'h00h																																																									
Flow Chart	<p>The flowchart illustrates the communication between the Host and the Driver. A box labeled "RDDSM(0Eh)" is at the top. An arrow points down to a dashed horizontal line separating the Host from the Driver. Below the line, a trapezoid represents the Driver's response, containing the text "1st Parameter: Dummy Read" and "2nd Parameter: Send D[7:0] display signal mode status". To the right of the dashed line is a legend box titled "Legend" containing six items: "Command" (triangular box), "Parameter" (horizontal box), "Display" (oval), "Action" (diamond), "Mode" (horizontal box), and "Sequential transfer" (oval).</p>																																																									


8.2.10. Read Display Self-Diagnostic Result (0Fh)


0Fh	RDDSDR (Read Display Self-Diagnostic Result)																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	0	1	1	1	1	0Fh												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	XX	D7	D6	0	0	0	0	0	0	00												
Description	Bit	Description			Action																				
	D7	Register Loading Detection			Invert the D7 bit if register values loading work properly.																				
	D6	Functionality Detection			Invert the D6 bit if the display is functionality																				
	D5	Not Used			'0'																				
	D4	Not Used			'0'																				
	D3	Not Used			'0'																				
	D2	Not Used			'0'																				
	D1	Not Used			'0'																				
	D0	Not Used			'0'																				
Restriction																									
Register Availability																									
Default																									
Flow Chart																									
 <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																									

8.2.11. Enter Sleep Mode (10h)

10h		SPLIN (Enter Sleep Mode)																							
		D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
Command		0	1	↑	XX	0	0	0	1	0	0	0	0	10h											
Parameter		No Parameter																							
Description	This command causes the LCD module to enter the minimum power consumption mode. In this mode e.g. the DC/DC converter is stopped, Internal oscillator is stopped, and panel scanning is stopped.  MCU interface and memory are still working and the memory keeps its contents. X = Don't care																								
Restriction	This command has no effect when module is already in sleep in mode. Sleep In Mode can only be left by the Sleep Out Command (11h). It will be necessary to wait 5msec before sending next to command, this is to allow time for the supply voltages and clock circuits to stabilize. It will be necessary to wait 120msec after sending Sleep Out command (when in Sleep In Mode) before Sleep In command can be sent.																								
Register Availability	<table border="1" data-bbox="587 864 1158 1066"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1" data-bbox="674 1123 1071 1246"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Sleep IN Mode</td> </tr> <tr> <td>SW Reset</td> <td>Sleep IN Mode</td> </tr> <tr> <td>HW Reset</td> <td>Sleep IN Mode</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Sleep IN Mode	SW Reset	Sleep IN Mode	HW Reset	Sleep IN Mode				
Status	Default Value																								
Power On Sequence	Sleep IN Mode																								
SW Reset	Sleep IN Mode																								
HW Reset	Sleep IN Mode																								
Flow Chart	<p>It takes 120msec to get into Sleep In mode after SPLIN command issued.</p>  <div style="border: 1px dashed black; padding: 5px; margin-top: 10px;"> Legend <ul style="list-style-type: none">  Command  Parameter  Display  Action  Mode  Sequential transfer </div>																								

8.2.12. Sleep Out (11h)

SLPOUT (Sleep Out)																									
11h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	1	0	0	0	1	11h												
Parameter	No Parameter																								
Description	This command turns off sleep mode. In this mode e.g. the DC/DC converter is enabled, Internal oscillator is started, and panel scanning is started.  <p>The timing diagram illustrates the state changes for various pins during the Sleep Out process:</p> <ul style="list-style-type: none"> VDDI: Rises from 1.65V to 3.3V. VCI: Rises from 2.5V to 3.3V. Internal Oscillator: Starts at the rising edge of VCI. AVDD: Rises from 0V to VCI level. VGL: Rises from 0V to VCI level. VGH: Rises from 0V to VCI level. <p>X = Don't care</p>																								
Restriction	This command has no effect when module is already in sleep out mode. Sleep Out Mode can only be left by the Sleep In Command (10h). It will be necessary to wait 5msec before sending next command, this is to allow time for the clock circuits stabilize. The display module loads all display supplier's factory default values to the registers during this 120msec and there cannot be any abnormal visual effect on the display image if factory default and register values are same when this load is done and when the display module is already Sleep Out –mode. The display module is doing self-diagnostic functions during this 5msec. It will be necessary to wait 120msec after sending Sleep In command (when in Sleep Out mode) before Sleep Out command can be sent.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Sleep IN Mode</td> </tr> <tr> <td>SW Reset</td> <td>Sleep IN Mode</td> </tr> <tr> <td>HW Reset</td> <td>Sleep IN Mode</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Sleep IN Mode	SW Reset	Sleep IN Mode	HW Reset	Sleep IN Mode				
Status	Default Value																								
Power On Sequence	Sleep IN Mode																								
SW Reset	Sleep IN Mode																								
HW Reset	Sleep IN Mode																								
Flow Chart	It takes 120msec to become Sleep Out mode after SLPOUT command issued.																								





8.2.13. Partial Mode ON (12h)

PTLON (Partial Mode On)																									
12h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	1	0	0	1	0	12h												
Parameter	No Parameter																								
Description	This command turns on partial mode. The partial mode window is described by the Partial Area command (30H). To leave Partial mode, the Normal Display Mode On command (13H) should be written. X = Don't care																								
Restriction	This command has no effect when Partial mode is active.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Normal Display Mode ON</td> </tr> <tr> <td>SW Reset</td> <td>Normal Display Mode ON</td> </tr> <tr> <td>HW Reset</td> <td>Normal Display Mode ON</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Normal Display Mode ON	SW Reset	Normal Display Mode ON	HW Reset	Normal Display Mode ON				
Status	Default Value																								
Power On Sequence	Normal Display Mode ON																								
SW Reset	Normal Display Mode ON																								
HW Reset	Normal Display Mode ON																								
Flow Chart	See Partial Area (30h)																								


8.2.14. Normal Display Mode ON (13h)

NORON (Normal Display Mode On)																										
13h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	0	1	↑	XX	0	0	0	1	0	0	1	1	13h													
Parameter	No Parameter																									
Description	This command returns the display to normal mode. Normal display mode on means Partial mode off. Exit from NORON by the Partial mode On command (12h) X = Don't care																									
Restriction	This command has no effect when Normal Display mode is active.																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>														Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																									
Normal Mode On, Idle Mode On, Sleep Out	Yes																									
Partial Mode On, Idle Mode Off, Sleep Out	Yes																									
Partial Mode On, Idle Mode On, Sleep Out	Yes																									
Sleep In	Yes																									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Normal Display Mode ON</td> </tr> <tr> <td>SW Reset</td> <td>Normal Display Mode ON</td> </tr> <tr> <td>HW Reset</td> <td>Normal Display Mode ON</td> </tr> </tbody> </table>														Status	Default Value	Power On Sequence	Normal Display Mode ON	SW Reset	Normal Display Mode ON	HW Reset	Normal Display Mode ON				
Status	Default Value																									
Power On Sequence	Normal Display Mode ON																									
SW Reset	Normal Display Mode ON																									
HW Reset	Normal Display Mode ON																									
Flow Chart	See Partial Area (30h)																									

8.2.15. Display Inversion OFF (20h)

20h	DINVOFF (Display Inversion OFF)																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	0	0	0	0	20h												
Parameter	No Parameter																								
Description	<p>This command is used to recover from display inversion mode.</p> <p>This command makes no change of the content of frame memory.</p> <p>This command doesn't change any other status.</p>  <p>X = Don't care</p>																								
Restriction	This command has no effect when module already is inversion OFF mode.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Inversion OFF</td> </tr> <tr> <td>SW Reset</td> <td>Display Inversion OFF</td> </tr> <tr> <td>HW Reset</td> <td>Display Inversion OFF</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Display Inversion OFF	SW Reset	Display Inversion OFF	HW Reset	Display Inversion OFF				
Status	Default Value																								
Power On Sequence	Display Inversion OFF																								
SW Reset	Display Inversion OFF																								
HW Reset	Display Inversion OFF																								
Flow Chart	 <pre> graph TD A([Display Inversion On Mode]) --> B[INVOFF(20h)] B --> C([Display Inversion Off Mode]) </pre>																								



8.2.16. Display Inversion ON (21h)

DINVON (Display Inversion ON)																									
21h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	0	0	0	1	21h												
Parameter	No Parameter																								
Description	<p>This command is used to enter into display inversion mode.</p> <p>This command makes no change of the content of frame memory. Every bit is inverted from the frame memory to the display.</p> <p>This command doesn't change any other status.</p> <p>To exit Display inversion mode, the Display inversion OFF command (20h) should be written.</p>  <p>X = Don't care</p>																								
Restriction	This command has no effect when module already is inversion ON mode.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Inversion OFF</td> </tr> <tr> <td>SW Reset</td> <td>Display Inversion OFF</td> </tr> <tr> <td>HW Reset</td> <td>Display Inversion OFF</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Display Inversion OFF	SW Reset	Display Inversion OFF	HW Reset	Display Inversion OFF				
Status	Default Value																								
Power On Sequence	Display Inversion OFF																								
SW Reset	Display Inversion OFF																								
HW Reset	Display Inversion OFF																								
Flow Chart	<pre> graph TD A([Display Inversion On Mode]) --> B[INVON(21h)] B --> C([Display Inversion Off Mode]) </pre> <p>Legend</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																								


8.2.17. Gamma Set (26h)

GAMSET (Gamma Set)																									
26h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	0	1	1	0	26h												
Parameter	1	1	↑	XX	GC [7:0]								01												
Description	This command is used to select the desired Gamma curve for the current display. A maximum of 4 fixed gamma curves can be selected. The curve is selected by setting the appropriate bit in the parameter as described in the Table: <table border="1" style="margin-left: 20px;"> <tr> <th>GC [7:0]</th> <th>Curve Selected</th> </tr> <tr> <td>01h</td> <td>Gamma curve 1 (G2.2)</td> </tr> <tr> <td>02h</td> <td>Gamma curve 2 (G1.8)</td> </tr> <tr> <td>04h</td> <td>Gamma curve 3 (G2.5)</td> </tr> <tr> <td>08h</td> <td>Gamma curve 4 (G1.0)</td> </tr> </table> Note: All other values are undefined. X = Don't care													GC [7:0]	Curve Selected	01h	Gamma curve 1 (G2.2)	02h	Gamma curve 2 (G1.8)	04h	Gamma curve 3 (G2.5)	08h	Gamma curve 4 (G1.0)		
GC [7:0]	Curve Selected																								
01h	Gamma curve 1 (G2.2)																								
02h	Gamma curve 2 (G1.8)																								
04h	Gamma curve 3 (G2.5)																								
08h	Gamma curve 4 (G1.0)																								
Restriction	Values of GC [7:0] not shown in table above are invalid and will not change the current selected Gamma curve until valid value is received.																								
Register Availability	<table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h01h</td> </tr> <tr> <td>SW Reset</td> <td>8'h01h</td> </tr> <tr> <td>HW Reset</td> <td>8'h01h</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	8'h01h	SW Reset	8'h01h	HW Reset	8'h01h				
Status	Default Value																								
Power On Sequence	8'h01h																								
SW Reset	8'h01h																								
HW Reset	8'h01h																								
Flow Chart	<pre> graph TD A[GAMSET (26h)] --> B{1st Parameter: GC[7:0]} B --> C{New Gamma Curve Loaded} style A fill:none,stroke:none style B fill:none,stroke:none style C fill:none,stroke:none </pre> <p>Legend</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																								


8.2.18. Display OFF (28h)


DISPOFF (Display OFF)																									
28h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	1	0	0	0	28h												
Parameter	No Parameter																								
Description	<p>This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame Memory is disabled and blank page inserted.</p> <p>This command makes no change of contents of frame memory.</p> <p>This command does not change any other status.</p> <p>There will be no abnormal visible effect on the display.</p>  <p>X = Don't care.</p>																								
Restriction	This command has no effect when module is already in display off mode.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display OFF</td> </tr> <tr> <td>SW Reset</td> <td>Display OFF</td> </tr> <tr> <td>HW Reset</td> <td>Display OFF</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Display OFF	SW Reset	Display OFF	HW Reset	Display OFF				
Status	Default Value																								
Power On Sequence	Display OFF																								
SW Reset	Display OFF																								
HW Reset	Display OFF																								
Flow Chart	 <div style="border: 1px dashed black; padding: 5px; margin-top: 10px;"> Legend <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer </div>																								

8.2.19. Display ON (29h)


29h		DISPON (Display ON)																							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	1	0	0	1	29h												
Parameter	No Parameter																								
Description	This command is used to recover from DISPLAY OFF mode. Output from the Frame Memory is enabled. This command makes no change of contents of frame memory. This command does not change any other status																								
	 X = Don't care.																								
Restriction	This command has no effect when module is already in display on mode.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display OFF</td> </tr> <tr> <td>SW Reset</td> <td>Display OFF</td> </tr> <tr> <td>HW Reset</td> <td>Display OFF</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Display OFF	SW Reset	Display OFF	HW Reset	Display OFF				
Status	Default Value																								
Power On Sequence	Display OFF																								
SW Reset	Display OFF																								
HW Reset	Display OFF																								
Flow Chart	<pre> graph TD A([Display Off Mode]) --> B[DISPON(29h)] B --> C([Display On Mode]) style A fill:none,stroke:none style B fill:none,stroke:none style C fill:none,stroke:none </pre> <p>Legend</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																								


8.2.20. Column Address Set (2Ah)

CASET (Column Address Set)																										
2Ah	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	0	1	↑	XX	0	0	1	0	1	0	1	0	2Ah													
1 st Parameter	1	1	↑	XX	SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8	Note1													
2 nd Parameter	1	1	↑	XX	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0														
3 rd Parameter	1	1	↑	XX	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8														
4 th Parameter	1	1	↑	XX	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0														
Description	This command is used to define area of frame memory where MCU can access. This command makes no change on the other driver status. The values of SC [15:0] and EC [15:0] are referred when RAMWR command comes. Each value represents one column line in the Frame Memory.																									
	 <p>X = Don't care</p>																									
Restriction	SC [15:0] always must be equal to or less than EC [15:0]. Note 1: When SC [15:0] or EC [15:0] is greater than 00EFh (When MADCTL's B5 = 0) or 013Fh (When MADCTL's B5 = 1), data of out of range will be ignored																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>														Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																									
Normal Mode On, Idle Mode On, Sleep Out	Yes																									
Partial Mode On, Idle Mode Off, Sleep Out	Yes																									
Partial Mode On, Idle Mode On, Sleep Out	Yes																									
Sleep In	Yes																									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th colspan="2">Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>SC [15:0]=0000h</td> <td>EC [15:0]=00EFh</td> </tr> <tr> <td>SW Reset</td> <td>SC [15:0]=0000h</td> <td>If MADCTL's B5 = 0: EC [15:0]=00EFh If MADCTL's B5 = 1: EC [15:0]=013Fh</td> </tr> <tr> <td>HW Reset</td> <td>SC [15:0]=0000h</td> <td>EC [15:0]=00EFh</td> </tr> </tbody> </table>														Status	Default Value		Power On Sequence	SC [15:0]=0000h	EC [15:0]=00EFh	SW Reset	SC [15:0]=0000h	If MADCTL's B5 = 0: EC [15:0]=00EFh If MADCTL's B5 = 1: EC [15:0]=013Fh	HW Reset	SC [15:0]=0000h	EC [15:0]=00EFh
Status	Default Value																									
Power On Sequence	SC [15:0]=0000h	EC [15:0]=00EFh																								
SW Reset	SC [15:0]=0000h	If MADCTL's B5 = 0: EC [15:0]=00EFh If MADCTL's B5 = 1: EC [15:0]=013Fh																								
HW Reset	SC [15:0]=0000h	EC [15:0]=00EFh																								



8.2.21. Page Address Set (2Bh)

PASET (Page Address Set)																										
2Bh	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	0	1	↑	XX	0	0	1	0	1	0	1	1	2Bh													
1 st Parameter	1	1	↑	XX	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	Note1													
2 nd Parameter	1	1	↑	XX	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0														
3 rd Parameter	1	1	↑	XX	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	Note1													
4 th Parameter	1	1	↑	XX	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0														
Description	This command is used to define area of frame memory where MCU can access. This command makes no change on the other driver status. The values of SP [15:0] and EP [15:0] are referred when RAMWR command comes. Each value represents one Page line in the Frame Memory.  X = Don't care																									
Restriction	SP [15:0] always must be equal to or less than EP [15:0] Note 1: When SP [15:0] or EP [15:0] is greater than 013Fh (When MADCTL's B5 = 0) or 00EFh (When MADCTL's B5 = 1), data of out of range will be ignored.																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>														Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																									
Normal Mode On, Idle Mode On, Sleep Out	Yes																									
Partial Mode On, Idle Mode Off, Sleep Out	Yes																									
Partial Mode On, Idle Mode On, Sleep Out	Yes																									
Sleep In	Yes																									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th colspan="2">Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>SP [15:0]=0000h</td> <td>EP [15:0]=013Fh</td> </tr> <tr> <td>SW Reset</td> <td>SP [15:0]=0000h</td> <td>If MADCTL's B5 = 0: EP [15:0]=013Fh If MADCTL's B5 = 1: EP [15:0]=00EFh</td> </tr> <tr> <td>HW Reset</td> <td>SP [15:0]=0000h</td> <td>EP [15:0]=013Fh</td> </tr> </tbody> </table>														Status	Default Value		Power On Sequence	SP [15:0]=0000h	EP [15:0]=013Fh	SW Reset	SP [15:0]=0000h	If MADCTL's B5 = 0: EP [15:0]=013Fh If MADCTL's B5 = 1: EP [15:0]=00EFh	HW Reset	SP [15:0]=0000h	EP [15:0]=013Fh
Status	Default Value																									
Power On Sequence	SP [15:0]=0000h	EP [15:0]=013Fh																								
SW Reset	SP [15:0]=0000h	If MADCTL's B5 = 0: EP [15:0]=013Fh If MADCTL's B5 = 1: EP [15:0]=00EFh																								
HW Reset	SP [15:0]=0000h	EP [15:0]=013Fh																								



8.2.22. Memory Write (2Ch)


2Ch		RAMWR (Memory Write)																							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	1	1	0	0	2Ch												
1 st Parameter	1	1	↑						D1 [17:0]				XX												
:	1	1	↑						Dx [17:0]				XX												
N th Parameter	1	1	↑						Dn [17:0]				XX												
Description	This command is used to transfer data from MCU to frame memory. This command makes no change to the other driver status. When this command is accepted, the column register and the page register are reset to the Start Column/Start Page positions. The Start Column/Start Page positions are different in accordance with MADCTL setting.) Then D [17:0] is stored in frame memory and the column register and the page register incremented. Sending any other command can stop frame Write. X = Don't care.																								
Restriction	In all color modes, there is no restriction on length of parameters.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Contents of memory is set randomly</td> </tr> <tr> <td>SW Reset</td> <td>Contents of memory is not cleared</td> </tr> <tr> <td>HW Reset</td> <td>Contents of memory is not cleared</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Contents of memory is set randomly	SW Reset	Contents of memory is not cleared	HW Reset	Contents of memory is not cleared				
Status	Default Value																								
Power On Sequence	Contents of memory is set randomly																								
SW Reset	Contents of memory is not cleared																								
HW Reset	Contents of memory is not cleared																								
Flow Chart	<pre> graph TD CASET[CASET (2Ah)] --> PASET[PASET (2Bh)] PASET --> RAMWR[RAMWR(2Ch)] RAMWR --> ImageData([Image Data D1[17:0], D2[17:0], ..., Dn[17:0]]) ImageData --> AnyCommand[Any Command] </pre> <p>The flowchart illustrates the sequence of commands for memory write:</p> <ul style="list-style-type: none"> CASET (2Ah): Initial command. PASET (2Bh): Second command, which requires the first parameter to be SC[15:8]. RAMWR(2Ch): Third command, which requires the first parameter to be SP[15:8]. Image Data: Data to be written, represented as D1[17:0], D2[17:0], ..., Dn[17:0]. Any Command: Final command, indicated by a dashed line. <p>Legend:</p> <ul style="list-style-type: none"> Command: Represented by a rectangle. Parameter: Represented by a parallelogram. Display: Represented by an oval. Action: Represented by a diamond. Mode: Represented by a rounded rectangle. Sequential transfer: Represented by an ellipse. 																								

8.2.23. Color Set (2Dh)




2Dh	RGBSET (Color Set)																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	1	1	0	1	2Dh												
1 st Parameter	1	1	↑	XX					R00 [5:0]				XX												
n th Parameter	1	1	↑	XX					Rnn [5:0]				XX												
32 nd Parameter	1	1	↑	XX					R31 [5:0]				XX												
33 rd Parameter	1	1	↑	XX					G00 [5:0]				XX												
n th Parameter	1	1	↑	XX					Gnn [5:0]				XX												
96 th Parameter	1	1	↑	XX					G64 [5:0]				XX												
97 th Parameter	1	1	↑	XX					B00 [5:0]				XX												
n th Parameter	1	1	↑	XX					Bnn [5:0]				XX												
128 th Parameter	1	1	↑	XX					B31 [5:0]				XX												
Description	This command is used to define the LUT for 16-bit to 18-bit color depth conversion. 128 bytes must be written to the LUT regardless of the color mode. Only the values in Section 7.4 are referred. This command has no effect on other commands, parameter and contents of frame memory. Visible change takes effect next time the frame memory is written to.																								
Restriction																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Random values</td> </tr> <tr> <td>SW Reset</td> <td>Contents of LUT protected</td> </tr> <tr> <td>HW Reset</td> <td>Random values</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Random values	SW Reset	Contents of LUT protected	HW Reset	Random values				
Status	Default Value																								
Power On Sequence	Random values																								
SW Reset	Contents of LUT protected																								
HW Reset	Random values																								
Flow Chart																									

8.2.24. Memory Read (2Eh)

RAMRD (Memory Read)																									
2Eh	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	1	1	1	0	2Eh												
1 st Parameter	1	1	↑	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	1	↑	D1 [17:0]									XX												
:	1	1	↑	Dx [17:0]									XX												
(N+1) th Parameter	1	1	↑	Dn [17:0]									XX												
Description	This command transfers image data from ILI9340D's frame memory to the host processor starting at the pixel location specified by preceding set_column_address and set_page_address commands. If Memory Access control B5 = 0: The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame memory at (SC, SP). The column register is then incremented and pixels read from the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the page register equals the End Page (EP) value or the host processor sends another command. If Memory Access Control B5 = 1: The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame memory at (SC, SP). The page register is then incremented and pixels read from the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are read from the frame memory until the column register equals the End Column (EC) value or the host processor sends another command.																								
Restriction	There is no restriction on length of parameters.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Contents of memory is set randomly</td> </tr> <tr> <td>SW Reset</td> <td>Contents of memory is set randomly</td> </tr> <tr> <td>HW Reset</td> <td>Contents of memory is set randomly</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Contents of memory is set randomly	SW Reset	Contents of memory is set randomly	HW Reset	Contents of memory is set randomly				
Status	Default Value																								
Power On Sequence	Contents of memory is set randomly																								
SW Reset	Contents of memory is set randomly																								
HW Reset	Contents of memory is set randomly																								




8.2.25. Partial Area (30h)


PLTAR (Partial Area)													
30h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	0	0	0	0	30h
1 st Parameter	1	1	↑	XX	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	00
2 nd Parameter	1	1	↑	XX	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00
3 rd Parameter	1	1	↑	XX	ER15	ER14	ER13	ER12	ER11	ER10	ER9	ER8	01
4 th Parameter	1	1	↑	XX	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	3F
Description	This command defines the partial mode's display area. There are 2 parameters associated with this command, the first defines the Start Row (SR) and the second the End Row (ER), as illustrated in the figures below. SR and ER refer to the Frame Memory Line Pointer. If End Row>Start Row when MADCTL B4=0:-  If End Row>Start Row when MADCTL B4=1:-  If End Row<Start Row when MADCTL B4=0:-  If End Row = Start Row then the Partial Area will be one row deep. X = Don't care.												
Restriction	SR [15...0] and ER [15...0] cannot be 0000h nor exceed 013Fh.												


Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	Yes													
Partial Mode On, Idle Mode On, Sleep Out	Yes													
Sleep In	Yes													
<table border="1"> <thead> <tr> <th rowspan="2">Status</th><th colspan="2">Default Value</th></tr> <tr> <th>SR [15:0]</th><th>ER [15:0]</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>16'h0000h</td><td>16'h013Fh</td></tr> <tr> <td>SW Reset</td><td>16'h 0000h</td><td>16'h 013Fh</td></tr> <tr> <td>HW Reset</td><td>16'h 0000h</td><td>16'h 013Fh</td></tr> </tbody> </table>	Status	Default Value		SR [15:0]	ER [15:0]	Power On Sequence	16'h0000h	16'h013Fh	SW Reset	16'h 0000h	16'h 013Fh	HW Reset	16'h 0000h	16'h 013Fh
Status		Default Value												
	SR [15:0]	ER [15:0]												
Power On Sequence	16'h0000h	16'h013Fh												
SW Reset	16'h 0000h	16'h 013Fh												
HW Reset	16'h 0000h	16'h 013Fh												
<p>1. To Enter Partial Mode</p> <pre> graph TD PLTAR[PLTAR(30h)] --> P1[1st Parameter: SR[15:8] 2nd Parameter: SR[7:0]] P1 --> P2[3rd Parameter: ER[15:8] 4th Parameter: ER[7:0]] P2 --> PTLON[PTLON(12h)] PTLON --> PM[Partial Mode] </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 														
<p>2. To Leave Partial Mode</p> <pre> graph TD PM[Partial Mode] --> DISPOFF[DISPOFF(28h)] DISPOFF --> NORON[NORON(13h)] NORON --> RAMRW[RAMRW(2Ch)] RAMRW --> ID{Image Data D1[17:0], D2[17:0]..Dn[17:0]} ID --> DISPON[DISPON(29h)] </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 														

8.2.26. Vertical Scrolling Definition (33h)


33h		VSCRDEF (Vertical Scrolling Definition)												
		D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command		0	1	↑	XX	0	0	1	1	0	0	1	1	33h
1 st Parameter	1	↑	1		XX					TFA [15:8]				00
2 nd Parameter	1	↑	1		XX					TFA [7:0]				00
3 rd Parameter	1	↑	1		XX					VSA [15:8]				01
4 th Parameter	1	↑	1		XX					VSA [7:0]				40
5 th Parameter	1	↑	1		XX					BFA [15:8]				00
6 th Parameter	1	↑	1		XX					BFA [7:0]				00
Description	This command defines the Vertical Scrolling Area of the display. When MADCTL B4=0 The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display). The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area. The 5th & 6th parameter BFA [15...0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display). TFA, VSA and BFA refer to the Frame Memory Line Pointer.													
	 When MADCTL B4=1 The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display). The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area. The 5th & 6th parameter BFA [15...0] describes the Bottom Fixed Area (in No. of lines from Top of the Frame Memory and Display).													

	<p>(0, 0)</p> <p>BFA[15:0]</p> <p>Bottom Fixed Area</p> <p>Scroll Area</p> <p>TFA[15:0]</p> <p>Top Fixed Area</p> <p>First line read from memory</p>																			
X = Don't care																				
Restriction																				
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes							
Status	Availability																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																			
Normal Mode On, Idle Mode On, Sleep Out	Yes																			
Partial Mode On, Idle Mode Off, Sleep Out	Yes																			
Partial Mode On, Idle Mode On, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th><th colspan="3">Default Value</th></tr> <tr> <th>TFA [15:0]</th><th>VSA [15:0]</th><th>BFA [15:0]</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>16'h0000h</td><td>16'h0140h</td><td>16'h0000h</td></tr> <tr> <td>SW Reset</td><td>16'h0000h</td><td>16'h0140h</td><td>16'h0000h</td></tr> <tr> <td>HW Reset</td><td>16'h0000h</td><td>16'h0140h</td><td>16'h0000h</td></tr> </tbody> </table>	Status	Default Value			TFA [15:0]	VSA [15:0]	BFA [15:0]	Power On Sequence	16'h0000h	16'h0140h	16'h0000h	SW Reset	16'h0000h	16'h0140h	16'h0000h	HW Reset	16'h0000h	16'h0140h	16'h0000h
Status	Default Value																			
	TFA [15:0]	VSA [15:0]	BFA [15:0]																	
Power On Sequence	16'h0000h	16'h0140h	16'h0000h																	
SW Reset	16'h0000h	16'h0140h	16'h0000h																	
HW Reset	16'h0000h	16'h0140h	16'h0000h																	





3. To Leave Vertical Scroll Mode:






Note: Scroll Mode can be left by both the Normal Display Mode ON (13h) and Partial Mode ON (12h) commands.

8.2.27. Tearing Effect Line OFF (34h)

34h		TEOFF (Tearing Effect Line OFF)																								
		D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command		0	1	↑	XX	0	0	1	1	0	1	0	0	34h												
Parameter	No Parameter																									
Description	This command is used to turn OFF (Active Low) the Tearing Effect output signal from the TE signal line. X = Don't care.																									
Restriction	This command has no effect when Tearing Effect output is already OFF.																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>														Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																									
Normal Mode On, Idle Mode On, Sleep Out	Yes																									
Partial Mode On, Idle Mode Off, Sleep Out	Yes																									
Partial Mode On, Idle Mode On, Sleep Out	Yes																									
Sleep In	Yes																									
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>OFF</td></tr> <tr> <td>SW Reset</td><td>OFF</td></tr> <tr> <td>HW Reset</td><td>OFF</td></tr> </tbody> </table>														Status	Default Value	Power On Sequence	OFF	SW Reset	OFF	HW Reset	OFF				
Status	Default Value																									
Power On Sequence	OFF																									
SW Reset	OFF																									
HW Reset	OFF																									
Flow Chart	<pre> graph TD A([TE Line Output ON]) --> B[TEOFF(34h)] B --> C([TE Line Output OFF]) </pre> <p>Legend</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																									

8.2.28. Tearing Effect Line ON (35h)

TEON (Tearing Effect Line ON)																									
35h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	1	0	1	0	1	35h												
Parameter	1	1	↑	XX	0	0	0	0	0	0	0	M	00												
Description	This command is used to turn ON the Tearing Effect output signal from the TE signal line. This output is not affected by changing MADCTL bit B4. The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line. When M=0 : The Tearing Effect Output line consists of V-Blanking information only:  When M=1 : The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information:  Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low. X = Don't care.																								
Restriction	This command has no effect when Tearing Effect output is already ON																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>OFF</td> </tr> <tr> <td>SW Reset</td> <td>OFF</td> </tr> <tr> <td>HW Reset</td> <td>OFF</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	OFF	SW Reset	OFF	HW Reset	OFF				
Status	Default Value																								
Power On Sequence	OFF																								
SW Reset	OFF																								
HW Reset	OFF																								





8.2.29. Memory Access Control (36h)

36h		MADCTL (Memory Access Control)																																	
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																						
Command	0	1	↑	XX	0	0	1	1	0	1	1	0	36h																						
Parameter	1	1	↑	XX	MY	MX	MV	ML	BGR	MH	0	0	00																						
Description	<p>This command defines read/write scanning direction of frame memory.</p> <p>This command makes no change on the other driver status.</p> <table border="1"> <thead> <tr> <th>Bit</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>MY</td><td>Row Address Order</td><td>These 3 bits control MCU to memory write/read direction.</td></tr> <tr> <td>MX</td><td>Column Address Order</td><td></td></tr> <tr> <td>MV</td><td>Row / Column Exchange</td><td>LCD vertical refresh direction control.</td></tr> <tr> <td>ML</td><td>Vertical Refresh Order</td><td>Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)</td></tr> <tr> <td>BGR</td><td>RGB-BGR Order</td><td>LCD horizontal refreshing direction control.</td></tr> <tr> <td>MH</td><td>Horizontal Refresh ORDER</td><td></td></tr> </tbody> </table> <p><i>Note: When BGR bit is changed, the new setting is active immediately without update the content in Frame Memory again.</i></p> <p>X = Don't care.</p>														Bit	Name	Description	MY	Row Address Order	These 3 bits control MCU to memory write/read direction.	MX	Column Address Order		MV	Row / Column Exchange	LCD vertical refresh direction control.	ML	Vertical Refresh Order	Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)	BGR	RGB-BGR Order	LCD horizontal refreshing direction control.	MH	Horizontal Refresh ORDER	
Bit	Name	Description																																	
MY	Row Address Order	These 3 bits control MCU to memory write/read direction.																																	
MX	Column Address Order																																		
MV	Row / Column Exchange	LCD vertical refresh direction control.																																	
ML	Vertical Refresh Order	Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)																																	
BGR	RGB-BGR Order	LCD horizontal refreshing direction control.																																	
MH	Horizontal Refresh ORDER																																		

	MH(Horizontal refresh order control bit)="0"	MH(Horizontal refresh order control bit)="1"												
Note: Top-Left (0,0) means a physical memory location.														
Restriction														
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	Yes													
Partial Mode On, Idle Mode On, Sleep Out	Yes													
Sleep In	Yes													
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>8'h00h</td></tr> <tr> <td>SW Reset</td><td>No change</td></tr> <tr> <td>HW Reset</td><td>8'h00h</td></tr> </tbody> </table>		Status	Default Value	Power On Sequence	8'h00h	SW Reset	No change	HW Reset	8'h00h				
Status	Default Value													
Power On Sequence	8'h00h													
SW Reset	No change													
HW Reset	8'h00h													
Flow Chart	<p>Legend</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 													

8.2.30. Vertical Scrolling Start Address (37h)

37h		VSCRSADD (Vertical Scrolling Start Address)												HEX
		D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command		0	1	↑	XX	0	0	1	1	0	1	1	1	37h
1 st Parameter		1	↑	1	XX					VSP [15:8]				00
2 nd Parameter		1	↑	1	XX					VSP [7:0]				00
Description	This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode. The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:- When MADCTL B4=0													
	Example: When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 320 and VSP='3'.  <p>The diagram illustrates the vertical scrolling process for MADCTL B4=0. On the left, the Frame Memory is a 24x32 grid with red blocks representing data. A Line Pointer labeled "VSP[15:0]" points to the start of the third row (index 3). To the right, a vertical Pointer list shows indices from 0 to 319. An arrow from index 3 points to the start of the third row in the Display, which also shows the red data pattern.</p>													
	When MADCTL B4=1													
	Example: When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 320 and VSP='3'.  <p>The diagram illustrates the vertical scrolling process for MADCTL B4=1. On the left, the Frame Memory is a 24x32 grid with red blocks. A Line Pointer labeled "VSP[15:0]" points to the start of the third row (index 3). To the right, a vertical Pointer list shows indices from 319 down to 0. An arrow from index 3 points to the start of the third row in the Display, which also shows the red data pattern.</p>													
	Note: (1) When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect. VSP refers to the Frame Memory line Pointer. (2) This command is ignored when the ILI9340D enters Partial mode.													
	X = Don't care													


Restriction														
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>No</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>No</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	No	Partial Mode On, Idle Mode On, Sleep Out	No	Sleep In	Yes	
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	No													
Partial Mode On, Idle Mode On, Sleep Out	No													
Sleep In	Yes													
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>VSP [15:0]</td><td></td></tr> <tr> <td>Power On Sequence</td><td>16'h0000h</td></tr> <tr> <td>SW Reset</td><td>16'h0000h</td></tr> <tr> <td>HW Reset</td><td>16'h0000h</td></tr> </tbody> </table>	Status	Default Value	VSP [15:0]		Power On Sequence	16'h0000h	SW Reset	16'h0000h	HW Reset	16'h0000h			
Status	Default Value													
VSP [15:0]														
Power On Sequence	16'h0000h													
SW Reset	16'h0000h													
HW Reset	16'h0000h													
Flow Chart	See Vertical Scrolling Definition (33h) description.													

8.2.31. Idle Mode OFF (38h)

38h		IDMOFF (Idle Mode OFF)																								
		D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command		0	1	↑	XX	0	0	1	1	1	0	0	0	38h												
Parameter	No Parameter																									
Description	This command is used to recover from Idle mode on. In the idle off mode, LCD can display maximum 262,144 colors. X = Don't care.																									
Restriction	This command has no effect when module is already in idle off mode.																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>														Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																									
Normal Mode On, Idle Mode On, Sleep Out	Yes																									
Partial Mode On, Idle Mode Off, Sleep Out	Yes																									
Partial Mode On, Idle Mode On, Sleep Out	Yes																									
Sleep In	Yes																									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Idle mode OFF</td> </tr> <tr> <td>SW Reset</td> <td>Idle mode OFF</td> </tr> <tr> <td>HW Reset</td> <td>Idle mode OFF</td> </tr> </tbody> </table>														Status	Default Value	Power On Sequence	Idle mode OFF	SW Reset	Idle mode OFF	HW Reset	Idle mode OFF				
Status	Default Value																									
Power On Sequence	Idle mode OFF																									
SW Reset	Idle mode OFF																									
HW Reset	Idle mode OFF																									
Flow Chart	<pre> graph TD A([Idle mode on]) --> B[IDMOFF(38h)] B --> C([Idle mode off]) </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																									

8.2.32. Idle Mode ON (39h)

39h		IDMON (Idle Mode ON)																																																																																																																																																																																													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																																																																																																																																		
Command	0	1	↑	XX	0	0	1	1	1	0	0	1	39h																																																																																																																																																																																		
Parameter	No Parameter																																																																																																																																																																																														
Description	<p>This command is used to enter into Idle mode on.</p> <p>In the idle on mode, color expression is reduced. The primary and the secondary colors using MSB of each R, G and B in the Frame Memory, 8 color depth data is displayed.</p> <table border="1"> <thead> <tr> <th colspan="6">Memory Contents vs. Display Color</th> </tr> <tr> <th></th> <th>R₅</th> <th>R₄</th> <th>R₃</th> <th>R₂</th> <th>R₁</th> <th>R₀</th> <th>G₅</th> <th>G₄</th> <th>G₃</th> <th>G₂</th> <th>G₁</th> <th>G₀</th> <th>B₅</th> <th>B₄</th> <th>B₃</th> <th>B₂</th> <th>B₁</th> <th>B₀</th> </tr> </thead> <tbody> <tr> <td>Black</td> <td>0XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Blue</td> <td>0XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Red</td> <td>1XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Magenta</td> <td>1XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Green</td> <td>0XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Cyan</td> <td>0XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Yellow</td> <td>1XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>White</td> <td>1XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1XXXXX</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table> <p>X = Don't care.</p>														Memory Contents vs. Display Color							R ₅	R ₄	R ₃	R ₂	R ₁	R ₀	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	Black	0XXXXX						0XXXXX						0XXXXX						Blue	0XXXXX						0XXXXX						1XXXXX						Red	1XXXXX						0XXXXX						0XXXXX						Magenta	1XXXXX						0XXXXX						1XXXXX						Green	0XXXXX						1XXXXX						0XXXXX						Cyan	0XXXXX						1XXXXX						1XXXXX						Yellow	1XXXXX						1XXXXX						0XXXXX						White	1XXXXX						1XXXXX						1XXXXX					
Memory Contents vs. Display Color																																																																																																																																																																																															
	R ₅	R ₄	R ₃	R ₂	R ₁	R ₀	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀																																																																																																																																																																													
Black	0XXXXX						0XXXXX						0XXXXX																																																																																																																																																																																		
Blue	0XXXXX						0XXXXX						1XXXXX																																																																																																																																																																																		
Red	1XXXXX						0XXXXX						0XXXXX																																																																																																																																																																																		
Magenta	1XXXXX						0XXXXX						1XXXXX																																																																																																																																																																																		
Green	0XXXXX						1XXXXX						0XXXXX																																																																																																																																																																																		
Cyan	0XXXXX						1XXXXX						1XXXXX																																																																																																																																																																																		
Yellow	1XXXXX						1XXXXX						0XXXXX																																																																																																																																																																																		
White	1XXXXX						1XXXXX						1XXXXX																																																																																																																																																																																		
Restriction	This command has no effect when module is already in idle off mode.																																																																																																																																																																																														
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																																																																																																																																																						
Status	Availability																																																																																																																																																																																														
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																																																																																																																																																														
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																																																																																																																																																														
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																																																																																																																																																																														
Partial Mode On, Idle Mode On, Sleep Out	Yes																																																																																																																																																																																														
Sleep In	Yes																																																																																																																																																																																														
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Idle mode OFF</td> </tr> <tr> <td>SW Reset</td> <td>Idle mode OFF</td> </tr> <tr> <td>HW Reset</td> <td>Idle mode OFF</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Idle mode OFF	SW Reset	Idle mode OFF	HW Reset	Idle mode OFF																																																																																																																																																																										
Status	Default Value																																																																																																																																																																																														
Power On Sequence	Idle mode OFF																																																																																																																																																																																														
SW Reset	Idle mode OFF																																																																																																																																																																																														
HW Reset	Idle mode OFF																																																																																																																																																																																														




8.2.33. COLMOD: Pixel Format Set (3Ah)

3Ah	13x																																																																																																																										
	D/CX	RDX	WRX	D17-8		D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																																																													
Command	0	1	↑	XX		0	0	1	1	1	0	1	0	3Ah																																																																																																													
Parameter	1	1	↑	XX		0	DPI [2:0]			0	DBI [2:0]			66																																																																																																													
Description	This command sets the pixel format for the RGB image data used by the interface. DPI [2:0] is the pixel format select of RGB interface and DBI [2:0] is the pixel format of MCU interface. If a particular interface, either RGB interface or MCU interface, is not used then the corresponding bits in the parameter are ignored. The pixel format is shown in the table below.																																																																																																																										
	<table border="1"> <thead> <tr> <th colspan="3">DPI [2:0]</th> <th colspan="3">RGB Interface Format</th> <th colspan="3">DBI [2:0]</th> <th colspan="3">MCU Interface Format</th> </tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>0</td><td colspan="3">Reserved</td><td>0</td><td>0</td><td>0</td><td colspan="3">Reserved</td></tr> <tr> <td>0</td><td>0</td><td>1</td><td colspan="3">Reserved</td><td>0</td><td>0</td><td>1</td><td colspan="3">Reserved</td></tr> <tr> <td>0</td><td>1</td><td>0</td><td colspan="3">Reserved</td><td>0</td><td>1</td><td>0</td><td colspan="3">Reserved</td></tr> <tr> <td>0</td><td>1</td><td>1</td><td colspan="3">Reserved</td><td>0</td><td>1</td><td>1</td><td colspan="3">Reserved</td></tr> <tr> <td>1</td><td>0</td><td>0</td><td colspan="3">Reserved</td><td>1</td><td>0</td><td>0</td><td colspan="3">Reserved</td></tr> <tr> <td>1</td><td>0</td><td>1</td><td colspan="3">16 bits / pixel</td><td>1</td><td>0</td><td>1</td><td colspan="3">16 bits / pixel</td></tr> <tr> <td>1</td><td>1</td><td>0</td><td colspan="3">18 bits / pixel</td><td>1</td><td>1</td><td>0</td><td colspan="3">18 bits / pixel</td></tr> <tr> <td></td><td>1</td><td>1</td><td>1</td><td colspan="3" rowspan="3">Reserved</td><td>1</td><td>1</td><td>1</td><td colspan="3" rowspan="3">Reserved</td></tr> </tbody> </table> <p>If using RGB Interface must selection serial interface.</p> <p>X = Don't care</p>														DPI [2:0]			RGB Interface Format			DBI [2:0]			MCU Interface Format			0	0	0	Reserved			0	0	0	Reserved			0	0	1	Reserved			0	0	1	Reserved			0	1	0	Reserved			0	1	0	Reserved			0	1	1	Reserved			0	1	1	Reserved			1	0	0	Reserved			1	0	0	Reserved			1	0	1	16 bits / pixel			1	0	1	16 bits / pixel			1	1	0	18 bits / pixel			1	1	0	18 bits / pixel				1	1	1	Reserved			1	1	1	Reserved		
DPI [2:0]			RGB Interface Format			DBI [2:0]			MCU Interface Format																																																																																																																		
0	0	0	Reserved			0	0	0	Reserved																																																																																																																		
0	0	1	Reserved			0	0	1	Reserved																																																																																																																		
0	1	0	Reserved			0	1	0	Reserved																																																																																																																		
0	1	1	Reserved			0	1	1	Reserved																																																																																																																		
1	0	0	Reserved			1	0	0	Reserved																																																																																																																		
1	0	1	16 bits / pixel			1	0	1	16 bits / pixel																																																																																																																		
1	1	0	18 bits / pixel			1	1	0	18 bits / pixel																																																																																																																		
	1	1	1	Reserved			1	1	1	Reserved																																																																																																																	
Restriction																																																																																																																											
Register Availability	<table border="1"> <thead> <tr> <th colspan="2">Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td colspan="2">Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td colspan="2">Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td colspan="2">Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td colspan="2">Yes</td></tr> <tr> <td>Sleep In</td><td colspan="2">Yes</td></tr> </tbody> </table>													Status		Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes		Normal Mode On, Idle Mode On, Sleep Out	Yes		Partial Mode On, Idle Mode Off, Sleep Out	Yes		Partial Mode On, Idle Mode On, Sleep Out	Yes		Sleep In	Yes																																																																																													
Status		Availability																																																																																																																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																																																																																										
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																																																																																										
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																																																																																																										
Partial Mode On, Idle Mode On, Sleep Out	Yes																																																																																																																										
Sleep In	Yes																																																																																																																										
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>DPI [2:0]</th> <th>DBI [2:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>3'b110</td> <td>3'b110</td> </tr> <tr> <td>SW Reset</td> <td>No Change</td> <td>No Change</td> </tr> <tr> <td>HW Reset</td> <td>3'b110</td> <td>3'b110</td> </tr> </tbody> </table>													Status	Default Value		DPI [2:0]	DBI [2:0]	Power On Sequence	3'b110	3'b110	SW Reset	No Change	No Change	HW Reset	3'b110	3'b110																																																																																																
Status	Default Value																																																																																																																										
	DPI [2:0]	DBI [2:0]																																																																																																																									
Power On Sequence	3'b110	3'b110																																																																																																																									
SW Reset	No Change	No Change																																																																																																																									
HW Reset	3'b110	3'b110																																																																																																																									
Flow Chart	<pre> graph TD COLMOD[COLMOD (3Ah)] --> Decision{DPI[2:0] RGB pixel format DBI[2:0] MCU pixel format} Decision --> AnyCommand[Any Command] style Decision fill:none,stroke:none style AnyCommand fill:none,stroke:none </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																																																																																																																										

8.2.34. Write Display Brightness (51h)


WRDISBV (Write Display Brightness)																									
51h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	1	0	1	0	0	0	1	51h												
Parameter	1	1	↑	XX	DBV[7]	DBV[6]	DBV[5]	DBV[4]	DBV[3]	DBV[2]	DBV[1]	DBV[0]	00												
Description	This command is used to adjust the brightness value of the display. It should be checked what is the relationship between this written value and output brightness of the display. This relationship is defined on the display module specification. In principle relationship is that 00h value means the lowest brightness and FFh value means the highest brightness.																								
Restriction	None																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>DBV [7:0]</td> </tr> <tr> <td>SW Reset</td> <td>8'h00h</td> </tr> <tr> <td>HW Reset</td> <td>8'h00h</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	DBV [7:0]	SW Reset	8'h00h	HW Reset	8'h00h				
Status	Default Value																								
Power On Sequence	DBV [7:0]																								
SW Reset	8'h00h																								
HW Reset	8'h00h																								
Flow Chart	<pre> graph TD WRDISBV[WRDISBV] --> DBV[7..0] DBV[7..0] --> NewDisplayBrightnessValueLoaded{New Display Brightness Value Loaded} </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																								

8.2.35. Read Display Brightness (52h)

RDDISBV (Read Display Brightness Value)																									
52h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	1	0	1	0	0	1	0	52h												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	XX	DBV[7]	DBV[6]	DBV[5]	DBV[4]	DBV[3]	DBV[2]	DBV[1]	DBV[0]	00												
Description	<p>This command returns the brightness value of the display.</p> <p>It should be checked what the relationship between this returned value and output brightness of the display. This relationship is defined on the display module specification.</p> <p>In principle the relationship is that 00h value means the lowest brightness and FFh value means the highest brightness.</p>																								
Restriction	<p>The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one parameter (= more than 2 RDX cycle) on DBI Mode.</p> <p>Only 2nd parameter is sent on DSI (The 1st parameter is not sent).</p>																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th><th>Default Value</th></tr> <tr> <th>DBV [7:0]</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>8'h00h</td></tr> <tr> <td>SW Reset</td><td>8'h00h</td></tr> <tr> <td>HW Reset</td><td>8'h00h</td></tr> </tbody> </table>													Status	Default Value	DBV [7:0]	Power On Sequence	8'h00h	SW Reset	8'h00h	HW Reset	8'h00h			
Status	Default Value																								
	DBV [7:0]																								
Power On Sequence	8'h00h																								
SW Reset	8'h00h																								
HW Reset	8'h00h																								
Flow Chart	 <pre> graph TD Host[Host] -- "Read RDDISBV" --> Display[Display] Host -- "Send 1st Parameter" --> Display Host -- "Send 2nd Parameter" --> Display </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																								


8.2.36. Write CTRL Display (53h)

WRCTRLD (Write Control Display)																																
53h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																			
Command	0	1	↑	XX	0	1	0	1	0	0	1	1	53h																			
Parameter	1	1	↑	XX	0	0	BCTRL	0	DD	BL	0	0	00																			
Description	This command is used to control display brightness. BCTRL: Brightness Control Block On/Off, This bit is always used to switch brightness for display. 0 = Off (Brightness registers are 00h, DBV[7..0]) 1 = On (Brightness registers are active, according to the other parameters.) DD: Display Dimming, only for manual brightness setting DD = 0: Display Dimming is off DD = 1: Display Dimming is on BL: Backlight Control On/Off 0 = Off (Completely turn off backlight circuit. Control lines must be low.) 1 = On Dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD=1, e.g. BCTRL: 0 → 1 or 1 → 0. When BL bit change from “On” to “Off”, backlight is turned off without gradual dimming, even if dimming-on (DD=1) are selected.																															
Restriction	None																															
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes							
Status	Availability																															
Normal Mode On, Idle Mode Off, Sleep Out	Yes																															
Normal Mode On, Idle Mode On, Sleep Out	Yes																															
Partial Mode On, Idle Mode Off, Sleep Out	Yes																															
Partial Mode On, Idle Mode On, Sleep Out	Yes																															
Sleep In	Yes																															
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="3">Default Value</th> </tr> <tr> <th>BCTRL</th> <th>DD</th> <th>BL</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>1'b0</td> <td>1'b0</td> <td>1'b0</td> </tr> <tr> <td>SW Reset</td> <td>1'b0</td> <td>1'b0</td> <td>1'b0</td> </tr> <tr> <td>HW Reset</td> <td>1'b0</td> <td>1'b0</td> <td>1'b0</td> </tr> </tbody> </table>													Status	Default Value			BCTRL	DD	BL	Power On Sequence	1'b0	1'b0	1'b0	SW Reset	1'b0	1'b0	1'b0	HW Reset	1'b0	1'b0	1'b0
Status	Default Value																															
	BCTRL	DD	BL																													
Power On Sequence	1'b0	1'b0	1'b0																													
SW Reset	1'b0	1'b0	1'b0																													
HW Reset	1'b0	1'b0	1'b0																													



8.2.37. Read CTRL Display (54h)


RDCTRLD (Read Control Display)																																
54h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																			
Command	0	1	↑	XX	0	1	0	1	0	1	0	0	54h																			
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	XX																			
2 nd Parameter	1	↑	1	XX	0	0	BCTRL	0	DD	BL	0	0	00																			
Description	This command is used to return brightness setting. BCTRL: Brightness Control Block On/Off, '0' = Off (Brightness registers are 00h) '1' = On (Brightness registers are active, according to the DBV[7..0] parameters.) DD: Display Dimming '0' = Display Dimming is off '1' = Display Dimming is on BL: Backlight On/Off '0' = Off (Completely turn off backlight circuit. Control lines must be low.) '1' = On																															
Restriction	The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one parameter (= more than 2 RDX cycle) on DBI. Only 2nd parameter is sent on DSI (The 1st parameter is not sent).																															
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes							
Status	Availability																															
Normal Mode On, Idle Mode Off, Sleep Out	Yes																															
Normal Mode On, Idle Mode On, Sleep Out	Yes																															
Partial Mode On, Idle Mode Off, Sleep Out	Yes																															
Partial Mode On, Idle Mode On, Sleep Out	Yes																															
Sleep In	Yes																															
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="3">Default Value</th> </tr> <tr> <th>BCTRL</th> <th>DD</th> <th>BL</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>1'b0</td> <td>1'b0</td> <td>1'b0</td> </tr> <tr> <td>SW Reset</td> <td>1'b0</td> <td>1'b0</td> <td>1'b0</td> </tr> <tr> <td>HW Reset</td> <td>1'b0</td> <td>1'b0</td> <td>1'b0</td> </tr> </tbody> </table>													Status	Default Value			BCTRL	DD	BL	Power On Sequence	1'b0	1'b0	1'b0	SW Reset	1'b0	1'b0	1'b0	HW Reset	1'b0	1'b0	1'b0
Status	Default Value																															
	BCTRL	DD	BL																													
Power On Sequence	1'b0	1'b0	1'b0																													
SW Reset	1'b0	1'b0	1'b0																													
HW Reset	1'b0	1'b0	1'b0																													



8.2.38. Write Content Adaptive Brightness Control (55h)

WRCABC (Write Content Adaptive Brightness Control)																								
55h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
Command	0	1	↑	XX	0	1	0	1	0	1	0	1	55h											
Parameter	1	1	↑	XX	0	0	0	0	0	0	C [1]	C [0]	00											
Description	This command is used to set parameters for image content based adaptive brightness control functionality. There is possible to use 4 different modes for content adaptive image functionality, which are defined on a table below.																							
Restriction	None																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>C [1:0]=00h</td> </tr> <tr> <td>SW Reset</td> <td>C [1:0]=00h</td> </tr> <tr> <td>HW Reset</td> <td>C [1:0]=00h</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	C [1:0]=00h	SW Reset	C [1:0]=00h	HW Reset	C [1:0]=00h				
Status	Default Value																							
Power On Sequence	C [1:0]=00h																							
SW Reset	C [1:0]=00h																							
HW Reset	C [1:0]=00h																							
Flow Chart	<pre> graph TD WRCABC[WRCABC] --> Param1{1st parameter: C[1:0]} Param1 --> ModeChange{New Adaptive Image Mode} style Param1 fill:none,stroke:none style ModeChange fill:none,stroke:none %% Legend subgraph Legend Command[Command] Parameter[Parameter] Display[Display] Action[Action] Mode[Mode] Sequential[Sequential transfer] end %% Flowchart symbols %% Command: rectangle %% Parameter: diamond %% Display: parallelogram %% Action: triangle %% Mode: oval %% Sequential transfer: rounded rectangle %% Status: rectangle %% Default Value: rectangle %% Status: rectangle %% Availability: rectangle %% Power On Sequence: rectangle %% SW Reset: rectangle %% HW Reset: rectangle </pre>																							

8.2.39. Read Content Adaptive Brightness Control (56h)

RDCABC (Read Content Adaptive Brightness Control)																									
56h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	1	0	1	0	1	1	0	56h												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	XX												
2 nd Parameter	1	↑	1	XX	0	0	0	0	0	0	C [1]	C [0]	00												
Description	This command is used to read the settings for image content based adaptive brightness control functionality. It is possible to use 4 different modes for content adaptive image functionality, which are defined on a table below.																								
Restriction	The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one parameter (= more than 2 RDX cycle) on DBI. Only 2nd parameter is sent on DSI (The 1st parameter is not sent).																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>C [1:0]=00h</td> </tr> <tr> <td>SW Reset</td> <td>C [1:0]=00h</td> </tr> <tr> <td>HW Reset</td> <td>C [1:0]=00h</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	C [1:0]=00h	SW Reset	C [1:0]=00h	HW Reset	C [1:0]=00h				
Status	Default Value																								
Power On Sequence	C [1:0]=00h																								
SW Reset	C [1:0]=00h																								
HW Reset	C [1:0]=00h																								
Flow Chart	 <pre> graph TD Start[Read RDCABC] --> Send1[/Send 1st Parameter/] Send1 --> Send2[/Send 2nd Parameter/] style Start fill:none,stroke:none style Send1 fill:none,stroke:none style Send2 fill:none,stroke:none style HostLabel[Host] fill:none,stroke:none style DisplayLabel[Display] fill:none,stroke:none </pre> <p>The flowchart illustrates the communication sequence between the Host and the Display. It starts with the Host sending a "Read RDCABC" command. This is followed by the Host sending the "1st Parameter" to the Display. Finally, the Host sends the "2nd Parameter" to the Display. The Display is represented by a left-pointing triangle.</p> <p>Legend:</p> <ul style="list-style-type: none"> Command (rectangle) Parameter (trapezoid) Display (left-pointing triangle) Action (right-pointing triangle) Mode (oval) Sequential transfer (oval with a circle inside) 																								

8.2.40. Write CABC Minimum Brightness (5Eh)

Backlight Control 1																									
5Eh	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	1	0	1	1	1	1	0	5Eh												
Parameter	1	1	↑	XX	CMB [7]	CMB [6]	CMB [5]	CMB [4]	CMB [3]	CMB [2]	CMB [1]	CMB [0]	00												
Description	This command is used to set the minimum brightness value of the display for CABC function. CMB[7:0]: CABC minimum brightness control, this parameter is used to avoid too much brightness reduction. When CABC is active, CABC cannot reduce the display brightness to less than CABC minimum brightness setting. Image processing function is worked as normal, even if the brightness cannot be changed. This function does not affect to the other function, manual brightness setting. Manual brightness can be set the display brightness to less than CABC minimum brightness. Smooth transition and dimming function can be worked as normal. When display brightness is turned off (BCTRL=0 of "Write CTRL Display (53h)"), CABC minimum brightness setting is ignored. In principle relationship is that 00h value means the lowest brightness for CABC and FFh value means the highest brightness for CABC.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th>Default Value</th> </tr> <tr> <th>CMB [7:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h00h</td> </tr> <tr> <td>SW Reset</td> <td>No Change</td> </tr> <tr> <td>HW Reset</td> <td>8'h00h</td> </tr> </tbody> </table>													Status	Default Value	CMB [7:0]	Power On Sequence	8'h00h	SW Reset	No Change	HW Reset	8'h00h			
Status	Default Value																								
	CMB [7:0]																								
Power On Sequence	8'h00h																								
SW Reset	No Change																								
HW Reset	8'h00h																								

8.2.41. Read CABC Minimum Brightness (5Fh)

5Fh	Backlight Control 1																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	1	0	1	1	1	1	1	5Fh												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	XX	CMB [7]	CMB [6]	CMB [5]	CMB [4]	CMB [3]	CMB [2]	CMB [1]	CMB [0]	00												
Description	This command returns the minimum brightness value of CABC function. In principle the relationship is that 00h value means the lowest brightness and FFh value means the highest brightness. CMB[7:0] is CABC minimum brightness specified with "Write CABC minimum brightness (5Eh)" command. In principle relationship is that 00h value means the lowest brightness for CABC and FFh value means the highest brightness for CABC.																								
Register Availability	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th rowspan="2">Status</th> <th>Default Value</th> </tr> <tr> <th>CMB [7:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h00h</td> </tr> <tr> <td>SW Reset</td> <td>No Change</td> </tr> <tr> <td>HW Reset</td> <td>8'h00h</td> </tr> </tbody> </table>													Status	Default Value	CMB [7:0]	Power On Sequence	8'h00h	SW Reset	No Change	HW Reset	8'h00h			
Status	Default Value																								
	CMB [7:0]																								
Power On Sequence	8'h00h																								
SW Reset	No Change																								
HW Reset	8'h00h																								

8.2.42. Read ID1 (DAh)

DAh	RDID1 (Read ID1)																									
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	0	1	↑	XX	1	1	0	1	1	0	1	0	DAh													
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X													
2 nd Parameter	1	↑	1	XX	ID1 [7:0]								XX													
Description	This read byte identifies the LCD module's manufacturer ID and it is specified by User The 1 st parameter is dummy data. The 2 nd parameter is LCD module's manufacturer ID. X = Don't care																									
Restriction																										
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>														Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																									
Normal Mode On, Idle Mode On, Sleep Out	Yes																									
Partial Mode On, Idle Mode Off, Sleep Out	Yes																									
Partial Mode On, Idle Mode On, Sleep Out	Yes																									
Sleep In	Yes																									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value (Before MTP program)</th> <th>Default Value (After MTP program)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h00h</td> <td>MTP value</td> </tr> <tr> <td>SW Reset</td> <td>8'h00h</td> <td>MTP value</td> </tr> <tr> <td>HW Reset</td> <td>8'h00h</td> <td>MTP value</td> </tr> </tbody> </table>														Status	Default Value (Before MTP program)	Default Value (After MTP program)	Power On Sequence	8'h00h	MTP value	SW Reset	8'h00h	MTP value	HW Reset	8'h00h	MTP value
Status	Default Value (Before MTP program)	Default Value (After MTP program)																								
Power On Sequence	8'h00h	MTP value																								
SW Reset	8'h00h	MTP value																								
HW Reset	8'h00h	MTP value																								
Flow Chart	<pre> graph TD RDID1["RDID1(DAh)"] --> Host[Host] Host --> Driver[Driver] subgraph Legend [Legend] direction TB C[Command] P[Parameter] D[Display] A[Action] M[Mode] ST[Sequential transfer] end subgraph Flow [Flow] direction TB RDID1 Host Driver ID1["1st Parameter: Dummy Read 2nd Parameter: Send ID1[7:0]"] Legend end RDID1 --> Host Host --> Driver Driver --> ID1 style RDID1 fill:#fff,stroke:#000,stroke-width:1px style Host fill:#fff,stroke:#000,stroke-width:1px style Driver fill:#fff,stroke:#000,stroke-width:1px style ID1 fill:#fff,stroke:#000,stroke-width:1px style Legend fill:#fff,stroke:#000,stroke-width:1px style Flow fill:#fff,stroke:#000,stroke-width:1px </pre> <p>The flowchart illustrates the RDID1 command sequence. It starts with the RDID1(DAh) command from the Host, which is sent to the Driver. The Driver then performs a dummy read and sends the ID1[7:0] data back to the Host. A legend on the right side defines the symbols used in the flowchart: Command (triangular box), Parameter (rectangle), Display (oval), Action (diamond), Mode (trapezoid), and Sequential transfer (horizontal line).</p>																									

8.2.43. Read ID2 (DBh)

DBh	RDID2 (Read ID2)																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	1	1	0	1	1	0	1	1	DBh												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	XX	1	ID2 [6:0]							XX												
Description	This read byte is used to track the LCD module/driver version. It is defined by display supplier (with User's agreement) and changes each time a revision is made to the display, material or construction specifications. The 1 st parameter is dummy data. The 2 nd parameter is LCD module/driver version ID and the ID parameter range is from 80h to FFh. The ID2 can be programmed by MTP function. X = Don't care																								
Restriction																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value (Before MTP program)</th> <th>Default Value (After MTP program)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h80h</td> <td>MTP value</td> </tr> <tr> <td>SW Reset</td> <td>8'h80h</td> <td>MTP value</td> </tr> <tr> <td>HW Reset</td> <td>8'h80h</td> <td>MTP value</td> </tr> </tbody> </table>													Status	Default Value (Before MTP program)	Default Value (After MTP program)	Power On Sequence	8'h80h	MTP value	SW Reset	8'h80h	MTP value	HW Reset	8'h80h	MTP value
Status	Default Value (Before MTP program)	Default Value (After MTP program)																							
Power On Sequence	8'h80h	MTP value																							
SW Reset	8'h80h	MTP value																							
HW Reset	8'h80h	MTP value																							
Flow Chart	<p>The flowchart illustrates the communication sequence. A box labeled "RDID2(DBh)" is connected by an arrow pointing down to a trapezoid labeled "Host". From the "Host" trapezoid, another arrow points down to a trapezoid labeled "Driver". Inside the "Driver" trapezoid, the text "1st Parameter: Dummy Read" and "2nd Parameter: Send ID2[7:0]" is displayed. To the right of the flowchart is a legend enclosed in a dashed box:</p> <ul style="list-style-type: none"> Command (upward arrow) Parameter (downward arrow) Display (horizontal arrow) Action (right-pointing arrow) Mode (left-pointing arrow) Sequential transfer (oval) 																								

8.2.44. Read ID3 (DCh)

DCh	RDID3 (Read ID3)																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	1	1	0	1	1	1	0	0	DCh												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	XX	ID3 [7:0]								XX												
Description	This read byte identifies the LCD module/driver and It is specified by User. The 1 st parameter is dummy data. The 2 nd parameter is LCD module/driver ID. The ID3 can be programmed by MTP function. X = Don't care																								
Restriction																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value (Before MTP program)</th> <th>Default Value (After MTP program)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h00h</td> <td>MTP value</td> </tr> <tr> <td>SW Reset</td> <td>8'h00h</td> <td>MTP value</td> </tr> <tr> <td>HW Reset</td> <td>8'h00h</td> <td>MTP value</td> </tr> </tbody> </table>													Status	Default Value (Before MTP program)	Default Value (After MTP program)	Power On Sequence	8'h00h	MTP value	SW Reset	8'h00h	MTP value	HW Reset	8'h00h	MTP value
Status	Default Value (Before MTP program)	Default Value (After MTP program)																							
Power On Sequence	8'h00h	MTP value																							
SW Reset	8'h00h	MTP value																							
HW Reset	8'h00h	MTP value																							
Flow Chart	<p>The flowchart illustrates the communication sequence. A command (triangular box labeled "RDID3(DCh)") is sent from the Host to the Driver. The Driver then responds with a message containing "1st Parameter: Dummy Read" and "2nd Parameter: Send ID3[7:0]" back to the Host.</p> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																								

8.3. Description of Level 2 Command

8.3.1. RGB Interface Signal Control (B0h)

IFMODE (Interface Mode Control)																																															
B0h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																		
Command	0	1	↑	XX	1	0	1	1	0	0	0	0	B0h																																		
Parameter	1	1	↑	XX	ByPass_MODE	RCM [1]	RCM [0]	0	VSPL	HSPL	DPL	EPL	40																																		
Description	Sets the operation status of the display interface. The setting becomes effective as soon as the command is received. EPL: DE polarity ("0"= High enable for RGB interface, "1"= Low enable for RGB interface) DPL: DOTCLK polarity set ("0"= data fetched at the rising time, "1"= data fetched at the falling time) HSPL: HSYNC polarity ("0"= Low level sync clock, "1"= High level sync clock) VSPL: VSYNC polarity ("0"= Low level sync clock, "1"= High level sync clock) RCM [1:0]: RGB interface selection (refer to the RGB interface section). ByPass_MODE: Select display data path whether Memory or Direct to Shift register when RGB Interface is used.																																														
Restriction	EXTC should be high to enable this command																																														
Register Availability	<table border="1"> <thead> <tr> <th colspan="2">Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td> <td>ByPass_MODE</td> <td>Yes</td> </tr> <tr> <td>Normal Mode ON, Idle Mode ON, Sleep OUT</td> <td>RCM [1:0]</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td> <td>VSPL</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode ON, Sleep OUT</td> <td>HSPL</td> <td>Yes</td> </tr> <tr> <td>Sleep IN</td> <td>DPL</td> <td>Yes</td> </tr> <tr> <td></td> <td>EPL</td> <td>Yes</td> </tr> </tbody> </table>													Status		Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT	ByPass_MODE	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	RCM [1:0]	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	VSPL	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	HSPL	Yes	Sleep IN	DPL	Yes		EPL	Yes													
Status		Availability																																													
Normal Mode ON, Idle Mode OFF, Sleep OUT	ByPass_MODE	Yes																																													
Normal Mode ON, Idle Mode ON, Sleep OUT	RCM [1:0]	Yes																																													
Partial Mode ON, Idle Mode OFF, Sleep OUT	VSPL	Yes																																													
Partial Mode ON, Idle Mode ON, Sleep OUT	HSPL	Yes																																													
Sleep IN	DPL	Yes																																													
	EPL	Yes																																													
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="6">Default Value</th> </tr> <tr> <th>ByPass_MODE</th> <th>RCM [1:0]</th> <th>VSPL</th> <th>HSPL</th> <th>DPL</th> <th>EPL</th> </tr> </thead> <tbody> <tr> <td>Power ON Sequence</td> <td>1'b0</td> <td>2'b10</td> <td>1'b0</td> <td>1'b0</td> <td>1'b0</td> <td>1'b0</td> </tr> <tr> <td>SW Reset</td> <td>1'b0</td> <td>2'b10</td> <td>1'b0</td> <td>1'b0</td> <td>1'b0</td> <td>1'b0</td> </tr> <tr> <td>HW Reset</td> <td>1'b0</td> <td>2'b10</td> <td>1'b0</td> <td>1'b0</td> <td>1'b0</td> <td>1'b0</td> </tr> </tbody> </table>													Status	Default Value						ByPass_MODE	RCM [1:0]	VSPL	HSPL	DPL	EPL	Power ON Sequence	1'b0	2'b10	1'b0	1'b0	1'b0	1'b0	SW Reset	1'b0	2'b10	1'b0	1'b0	1'b0	1'b0	HW Reset	1'b0	2'b10	1'b0	1'b0	1'b0	1'b0
Status	Default Value																																														
	ByPass_MODE	RCM [1:0]	VSPL	HSPL	DPL	EPL																																									
Power ON Sequence	1'b0	2'b10	1'b0	1'b0	1'b0	1'b0																																									
SW Reset	1'b0	2'b10	1'b0	1'b0	1'b0	1'b0																																									
HW Reset	1'b0	2'b10	1'b0	1'b0	1'b0	1'b0																																									

8.3.2. Frame Rate Control (In Normal Mode/Full Colors) (B1h)

B1h	FRMCTR1 (Frame Rate Control (In Normal Mode / Full colors))												HEX																																																																																																																																																																							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																																																																																																																							
Command	0	1	↑	XX	1	0	1	1	0	0	0	1	B1h																																																																																																																																																																							
1 st Parameter	1	1	↑	XX	0	0	0	0	0	0	DIVA [1:0]	00																																																																																																																																																																								
2 nd Parameter	1	1	↑	XX	0	0	0				RTNA [4:0]		1E																																																																																																																																																																							
Description	Formula to calculate frame frequency:																																																																																																																																																																																			
	Frame Rate = $\frac{fosc}{\text{Clocks per line} \times \text{Division ratio} \times (\text{Lines} + \text{VBP} + \text{VFP})}$																																																																																																																																																																																			
	Sets the division ratio for internal clocks of Normal mode at MCU interface.																																																																																																																																																																																			
	fosc : internal oscillator frequency(Oscillator/26)																																																																																																																																																																																			
	Clocks per line : RTNA setting																																																																																																																																																																																			
	Division ratio : DIVA setting																																																																																																																																																																																			
	Lines : total driving line number																																																																																																																																																																																			
	VBP : back porch line number																																																																																																																																																																																			
	VFP : front porch line number																																																																																																																																																																																			
	<table border="1"> <thead> <tr> <th colspan="5">RTNA [4:0]</th> <th>Frame Rate (Hz)</th> </tr> </thead> <tbody> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>119</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>112</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>106</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>100</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>95</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>90</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>86</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>83</td></tr> </tbody> </table>					RTNA [4:0]					Frame Rate (Hz)	1	0	0	0	0	119	1	0	0	0	1	112	1	0	0	1	0	106	1	0	0	1	1	100	1	0	1	0	0	95	1	0	1	0	1	90	1	0	1	1	0	86	1	0	1	1	1	83	<table border="1"> <thead> <tr> <th colspan="5">RTNA [4:0]</th> <th>Frame Rate (Hz)</th> </tr> </thead> <tbody> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>79</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>76</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>73</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>70(default)</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>68</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>65</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>63</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>61</td></tr> </tbody> </table>													RTNA [4:0]					Frame Rate (Hz)	1	1	0	0	0	79	1	1	0	0	1	76	1	1	0	1	0	73	1	1	0	1	1	70(default)	1	1	1	0	0	68	1	1	1	0	1	65	1	1	1	0	1	63	1	1	1	1	1	61																																																						
RTNA [4:0]					Frame Rate (Hz)																																																																																																																																																																															
1	0	0	0	0	119																																																																																																																																																																															
1	0	0	0	1	112																																																																																																																																																																															
1	0	0	1	0	106																																																																																																																																																																															
1	0	0	1	1	100																																																																																																																																																																															
1	0	1	0	0	95																																																																																																																																																																															
1	0	1	0	1	90																																																																																																																																																																															
1	0	1	1	0	86																																																																																																																																																																															
1	0	1	1	1	83																																																																																																																																																																															
RTNA [4:0]					Frame Rate (Hz)																																																																																																																																																																															
1	1	0	0	0	79																																																																																																																																																																															
1	1	0	0	1	76																																																																																																																																																																															
1	1	0	1	0	73																																																																																																																																																																															
1	1	0	1	1	70(default)																																																																																																																																																																															
1	1	1	0	0	68																																																																																																																																																																															
1	1	1	0	1	65																																																																																																																																																																															
1	1	1	0	1	63																																																																																																																																																																															
1	1	1	1	1	61																																																																																																																																																																															
Restriction	DIVA [1:0] : division ratio for internal clocks when Normal mode.																																																																																																																																																																																			
	<table border="1"> <thead> <tr> <th colspan="2">DIVA [1:0]</th> <th>Division Ratio</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>fosc</td></tr> <tr><td>0</td><td>1</td><td>fosc / 2</td></tr> </tbody> </table>												DIVA [1:0]		Division Ratio	0	0	fosc	0	1	fosc / 2																																																																																																																																																															
DIVA [1:0]		Division Ratio																																																																																																																																																																																		
0	0	fosc																																																																																																																																																																																		
0	1	fosc / 2																																																																																																																																																																																		
RTNA [4:0] : RTNA[4:0] is used to set 1H (line) period of Normal mode at MCU interface.																																																																																																																																																																																				
<table border="1"> <thead> <tr> <th colspan="5">RTNA [4:0]</th> <th>Clock per Line</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>Setting prohibited</td></tr> </tbody> </table>						RTNA [4:0]					Clock per Line	0	0	0	0	0	Setting prohibited	0	0	0	0	1	Setting prohibited	0	0	0	1	0	Setting prohibited	0	0	0	1	1	Setting prohibited	0	0	1	0	0	Setting prohibited	0	0	1	0	1	Setting prohibited	0	0	1	1	0	Setting prohibited	0	1	0	0	0	Setting prohibited	0	1	0	0	1	Setting prohibited	0	1	0	1	0	Setting prohibited	0	1	0	1	1	Setting prohibited	0	1	1	0	0	Setting prohibited	0	1	1	0	1	Setting prohibited	0	1	1	1	1	Setting prohibited	<table border="1"> <thead> <tr> <th colspan="5">RTNA [4:0]</th> <th>Clock per Line</th> </tr> </thead> <tbody> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>16 clocks</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>17 clocks</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>18 clocks</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>19 clocks</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>20 clocks</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>21 clocks</td></tr> </tbody> </table>													RTNA [4:0]					Clock per Line	0	1	0	1	1	Setting prohibited	0	1	1	0	0	Setting prohibited	0	1	1	0	1	Setting prohibited	0	1	1	1	0	Setting prohibited	0	1	1	1	1	Setting prohibited	1	0	0	0	0	16 clocks	1	0	0	0	1	17 clocks	1	0	0	1	0	18 clocks	1	0	0	1	1	19 clocks	1	0	1	0	0	20 clocks	1	0	1	0	1	21 clocks
RTNA [4:0]					Clock per Line																																																																																																																																																																															
0	0	0	0	0	Setting prohibited																																																																																																																																																																															
0	0	0	0	1	Setting prohibited																																																																																																																																																																															
0	0	0	1	0	Setting prohibited																																																																																																																																																																															
0	0	0	1	1	Setting prohibited																																																																																																																																																																															
0	0	1	0	0	Setting prohibited																																																																																																																																																																															
0	0	1	0	1	Setting prohibited																																																																																																																																																																															
0	0	1	1	0	Setting prohibited																																																																																																																																																																															
0	1	0	0	0	Setting prohibited																																																																																																																																																																															
0	1	0	0	1	Setting prohibited																																																																																																																																																																															
0	1	0	1	0	Setting prohibited																																																																																																																																																																															
0	1	0	1	1	Setting prohibited																																																																																																																																																																															
0	1	1	0	0	Setting prohibited																																																																																																																																																																															
0	1	1	0	1	Setting prohibited																																																																																																																																																																															
0	1	1	1	1	Setting prohibited																																																																																																																																																																															
RTNA [4:0]					Clock per Line																																																																																																																																																																															
0	1	0	1	1	Setting prohibited																																																																																																																																																																															
0	1	1	0	0	Setting prohibited																																																																																																																																																																															
0	1	1	0	1	Setting prohibited																																																																																																																																																																															
0	1	1	1	0	Setting prohibited																																																																																																																																																																															
0	1	1	1	1	Setting prohibited																																																																																																																																																																															
1	0	0	0	0	16 clocks																																																																																																																																																																															
1	0	0	0	1	17 clocks																																																																																																																																																																															
1	0	0	1	0	18 clocks																																																																																																																																																																															
1	0	0	1	1	19 clocks																																																																																																																																																																															
1	0	1	0	0	20 clocks																																																																																																																																																																															
1	0	1	0	1	21 clocks																																																																																																																																																																															
<table border="1"> <thead> <tr> <th colspan="5">RTNA [4:0]</th> <th>Clock per Line</th> </tr> </thead> <tbody> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>22 clocks</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>23 clocks</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>24 clocks</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>25 clocks</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>26 clocks</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>27 clocks</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>28 clocks</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>29 clocks</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>30 clocks</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>31 clocks</td></tr> </tbody> </table>													RTNA [4:0]					Clock per Line	1	0	1	1	0	22 clocks	1	0	1	1	1	23 clocks	1	1	0	0	0	24 clocks	1	1	0	0	1	25 clocks	1	1	0	1	0	26 clocks	1	1	0	1	1	27 clocks	1	1	1	0	0	28 clocks	1	1	1	0	1	29 clocks	1	1	1	1	0	30 clocks	1	1	1	1	1	31 clocks																																																																																																						
RTNA [4:0]					Clock per Line																																																																																																																																																																															
1	0	1	1	0	22 clocks																																																																																																																																																																															
1	0	1	1	1	23 clocks																																																																																																																																																																															
1	1	0	0	0	24 clocks																																																																																																																																																																															
1	1	0	0	1	25 clocks																																																																																																																																																																															
1	1	0	1	0	26 clocks																																																																																																																																																																															
1	1	0	1	1	27 clocks																																																																																																																																																																															
1	1	1	0	0	28 clocks																																																																																																																																																																															
1	1	1	0	1	29 clocks																																																																																																																																																																															
1	1	1	1	0	30 clocks																																																																																																																																																																															
1	1	1	1	1	31 clocks																																																																																																																																																																															
EXTC should be high to enable this command																																																																																																																																																																																				

Register Availability	Status		Availability
	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	
	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	
	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	
	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	
	Sleep IN	Yes	

Default		Status	Default Value	
			DIVA [1:0]	RTNA [4:0]
		Power ON Sequence	2'b00	5'h1Bh
		SW Reset	2'b00	5'h1Bh
		HW Reset	2'b00	5'h1Bh

8.3.3. Frame Rate Control (In Idle Mode/8 colors) (B2h)

B2h	FRMCTR2 (Frame Rate Control (In Idle Mode / 8I colors))																																																																																																																														
	D/CX	RDX	WRX	D17-8		D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																																																																	
Command	0	1	↑	XX		1	0	1	1	0	0	1	0	B2h																																																																																																																	
1 st Parameter	1	1	↑	XX		0	0	0	0	0	0	DIVB [1:0]		00																																																																																																																	
2 nd Parameter	1	1	↑	XX		0	0	0	RTNB [4:0]					1E																																																																																																																	
Description	Formula to calculate frame frequency																																																																																																																														
	$\text{Frame Rate} = \frac{\text{fosc}}{\text{Clocks per line} \times \text{Division ratio} \times (\text{Lines} + \text{VBP} + \text{VFP})}$																																																																																																																														
	Sets the division ratio for internal clocks of Idle mode at MCU interface.																																																																																																																														
	fosc : internal oscillator frequency(Oscillator/26)																																																																																																																														
	Clocks per line : RTNB setting																																																																																																																														
	Division ratio : DIVB setting																																																																																																																														
	Lines : total driving line number																																																																																																																														
	VBP : back porch line number																																																																																																																														
	VFP : front porch line number																																																																																																																														
	<table border="1"> <thead> <tr> <th colspan="5">RTNB [4:0]</th> <th>Frame Rate (Hz)</th> </tr> </thead> <tbody> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>119</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>112</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>106</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>100</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>95</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>90</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>86</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>83</td></tr> </tbody> </table>					RTNB [4:0]								Frame Rate (Hz)	1	0	0	0	0	119	1	0	0	0	1	112	1	0	0	1	0	106	1	0	0	1	1	100	1	0	1	0	0	95	1	0	1	0	1	90	1	0	1	1	0	86	1	0	1	1	1	83	<table border="1"> <thead> <tr> <th colspan="5">RTNB [4:0]</th> <th>Frame Rate (Hz)</th> </tr> </thead> <tbody> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>79</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>76</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>73</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>70(default)</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>68</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>65</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>63</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>61</td></tr> </tbody> </table>														RTNB [4:0]					Frame Rate (Hz)	1	1	0	0	0	79	1	1	0	0	1	76	1	1	0	1	0	73	1	1	0	1	1	70(default)	1	1	1	0	0	68	1	1	1	0	1	65	1	1	1	0	1	63	1	1	1
RTNB [4:0]					Frame Rate (Hz)																																																																																																																										
1	0	0	0	0	119																																																																																																																										
1	0	0	0	1	112																																																																																																																										
1	0	0	1	0	106																																																																																																																										
1	0	0	1	1	100																																																																																																																										
1	0	1	0	0	95																																																																																																																										
1	0	1	0	1	90																																																																																																																										
1	0	1	1	0	86																																																																																																																										
1	0	1	1	1	83																																																																																																																										
RTNB [4:0]					Frame Rate (Hz)																																																																																																																										
1	1	0	0	0	79																																																																																																																										
1	1	0	0	1	76																																																																																																																										
1	1	0	1	0	73																																																																																																																										
1	1	0	1	1	70(default)																																																																																																																										
1	1	1	0	0	68																																																																																																																										
1	1	1	0	1	65																																																																																																																										
1	1	1	0	1	63																																																																																																																										
1	1	1	1	1	61																																																																																																																										
Restriction	DIVB [1:0]: division ratio for internal clocks when Idle mode.																																																																																																																														
	<table border="1"> <thead> <tr> <th colspan="2">DIVB [1:0]</th> <th>Division Ratio</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>fosc</td></tr> <tr><td>0</td><td>1</td><td>fosc / 2</td></tr> </tbody> </table>													DIVB [1:0]		Division Ratio	0	0	fosc	0	1	fosc / 2																																																																																																									
DIVB [1:0]		Division Ratio																																																																																																																													
0	0	fosc																																																																																																																													
0	1	fosc / 2																																																																																																																													
RTNB [4:0]: RTNB[4:0] is used to set 1H (line) period of Idle mode at MCU interface.																																																																																																																															
<table border="1"> <thead> <tr> <th colspan="5">RTNB [4:0]</th> <th>Clock per Line</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>Setting prohibited</td></tr> </tbody> </table>														RTNB [4:0]					Clock per Line	0	0	0	0	0	Setting prohibited	0	0	0	0	1	Setting prohibited	0	0	0	1	0	Setting prohibited	0	0	0	1	1	Setting prohibited	0	0	1	0	0	Setting prohibited	0	0	1	0	1	Setting prohibited	0	0	1	1	0	Setting prohibited	0	1	0	0	0	Setting prohibited	0	1	0	0	1	Setting prohibited	0	1	0	1	1	Setting prohibited	0	1	1	0	0	Setting prohibited	0	1	1	0	1	Setting prohibited	0	1	1	1	1	Setting prohibited	1	0	1	1	0	Setting prohibited	1	0	1	1	1	Setting prohibited	1	1	0	0	1	Setting prohibited	1	1	0	1	0	Setting prohibited	1	1	1	1	1	Setting prohibited
RTNB [4:0]					Clock per Line																																																																																																																										
0	0	0	0	0	Setting prohibited																																																																																																																										
0	0	0	0	1	Setting prohibited																																																																																																																										
0	0	0	1	0	Setting prohibited																																																																																																																										
0	0	0	1	1	Setting prohibited																																																																																																																										
0	0	1	0	0	Setting prohibited																																																																																																																										
0	0	1	0	1	Setting prohibited																																																																																																																										
0	0	1	1	0	Setting prohibited																																																																																																																										
0	1	0	0	0	Setting prohibited																																																																																																																										
0	1	0	0	1	Setting prohibited																																																																																																																										
0	1	0	1	1	Setting prohibited																																																																																																																										
0	1	1	0	0	Setting prohibited																																																																																																																										
0	1	1	0	1	Setting prohibited																																																																																																																										
0	1	1	1	1	Setting prohibited																																																																																																																										
1	0	1	1	0	Setting prohibited																																																																																																																										
1	0	1	1	1	Setting prohibited																																																																																																																										
1	1	0	0	1	Setting prohibited																																																																																																																										
1	1	0	1	0	Setting prohibited																																																																																																																										
1	1	1	1	1	Setting prohibited																																																																																																																										
<table border="1"> <thead> <tr> <th colspan="5">RTNB [4:0]</th> <th>Clock per Line</th> </tr> </thead> <tbody> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>22 clocks</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>23 clocks</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>24 clocks</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>25 clocks</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>26 clocks</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>27 clocks</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>28 clocks</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>29 clocks</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>30 clocks</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>31 clocks</td></tr> </tbody> </table>														RTNB [4:0]					Clock per Line	1	0	1	1	0	22 clocks	1	0	1	1	1	23 clocks	1	1	0	0	0	24 clocks	1	1	0	0	1	25 clocks	1	1	0	1	0	26 clocks	1	1	0	1	1	27 clocks	1	1	1	0	0	28 clocks	1	1	1	0	1	29 clocks	1	1	1	1	0	30 clocks	1	1	1	1	1	31 clocks																																																
RTNB [4:0]					Clock per Line																																																																																																																										
1	0	1	1	0	22 clocks																																																																																																																										
1	0	1	1	1	23 clocks																																																																																																																										
1	1	0	0	0	24 clocks																																																																																																																										
1	1	0	0	1	25 clocks																																																																																																																										
1	1	0	1	0	26 clocks																																																																																																																										
1	1	0	1	1	27 clocks																																																																																																																										
1	1	1	0	0	28 clocks																																																																																																																										
1	1	1	0	1	29 clocks																																																																																																																										
1	1	1	1	0	30 clocks																																																																																																																										
1	1	1	1	1	31 clocks																																																																																																																										
RTNB [4:0]: EXTC should be high to enable this command																																																																																																																															

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Register Availability	Status		Availability
	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	
	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	
	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	
	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	
	Sleep IN	Yes	

Default		Status	Default Value	
			DIVB [1:0]	RTNB [4:0]
		Power ON Sequence	2'b00	5'h1Bh
		SW Reset	2'b00	5'h1Bh
		HW Reset	2'b00	5'h1Bh

8.3.4. Frame Rate control (In Partial Mode/Full Colors) (B3h)

B3h	FRMCTR3 (Frame Rate Control (In Partial Mode / Full colors))																																																																																																																				
	D/CX	RDX	WRX	D17-8		D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																																																							
Command	0	1	↑	XX		1	0	1	1	0	0	1	1	B3h																																																																																																							
1 st Parameter	1	1	↑	XX		0	0	0	0	0	0	DIVC [1:0]		00																																																																																																							
2 nd Parameter	1	1	↑	XX		0	0	0	RTNC [4:0]				1E																																																																																																								
Description	Formula to calculate frame frequency:																																																																																																																				
	$\text{Frame Rate} = \frac{\text{fosc}}{\text{Clocks per line} \times \text{Division ratio} \times (\text{Lines} + \text{VBP} + \text{VFP})}$																																																																																																																				
	Sets the division ratio for internal clocks of Partial mode (Idle mode off) at MCU interface.																																																																																																																				
	fosc : internal oscillator frequency(Oscillator/26)																																																																																																																				
	Clocks per line : RTNC setting																																																																																																																				
	Division ratio : DIVC setting																																																																																																																				
	Lines : total driving line number																																																																																																																				
	VBP : back porch line number																																																																																																																				
	VFP : front porch line number																																																																																																																				
	<table border="1"> <thead> <tr> <th colspan="5">RTNC [4:0]</th> <th>Frame Rate (Hz)</th> </tr> </thead> <tbody> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>119</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>112</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>106</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>100</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>95</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>90</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>86</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>83</td></tr> </tbody> </table>					RTNC [4:0]					Frame Rate (Hz)	1	0	0	0	0	119	1	0	0	0	1	112	1	0	0	1	0	106	1	0	0	1	1	100	1	0	1	0	0	95	1	0	1	0	1	90	1	0	1	1	0	86	1	0	1	1	1	83	<table border="1"> <thead> <tr> <th colspan="5">RTNC [4:0]</th> <th>Frame Rate (Hz)</th> </tr> </thead> <tbody> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>79</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>76</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>73</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>70(default)</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>68</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>65</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>63</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>61</td></tr> </tbody> </table>					RTNC [4:0]					Frame Rate (Hz)	1	1	0	0	0	79	1	1	0	0	1	76	1	1	0	1	0	73	1	1	0	1	1	70(default)	1	1	1	0	0	68	1	1	1	0	1	65	1	1	1	0	1	63	1	1	1	1	1
RTNC [4:0]					Frame Rate (Hz)																																																																																																																
1	0	0	0	0	119																																																																																																																
1	0	0	0	1	112																																																																																																																
1	0	0	1	0	106																																																																																																																
1	0	0	1	1	100																																																																																																																
1	0	1	0	0	95																																																																																																																
1	0	1	0	1	90																																																																																																																
1	0	1	1	0	86																																																																																																																
1	0	1	1	1	83																																																																																																																
RTNC [4:0]					Frame Rate (Hz)																																																																																																																
1	1	0	0	0	79																																																																																																																
1	1	0	0	1	76																																																																																																																
1	1	0	1	0	73																																																																																																																
1	1	0	1	1	70(default)																																																																																																																
1	1	1	0	0	68																																																																																																																
1	1	1	0	1	65																																																																																																																
1	1	1	0	1	63																																																																																																																
1	1	1	1	1	61																																																																																																																
Restriction	DIVC [1:0]: division ratio for internal clocks when Partial mode.																																																																																																																				
	<table border="1"> <thead> <tr> <th>DIVC [1:0]</th> <th>Division Ratio</th> </tr> </thead> <tbody> <tr><td>0</td><td>fosc</td></tr> <tr><td>0</td><td>fosc / 2</td></tr> </tbody> </table>												DIVC [1:0]	Division Ratio	0	fosc	0	fosc / 2																																																																																																			
DIVC [1:0]	Division Ratio																																																																																																																				
0	fosc																																																																																																																				
0	fosc / 2																																																																																																																				
RTNC [4:0]: RTNC [4:0] is used to set 1H (line) period of Partial mode at MCU interface.																																																																																																																					
<table border="1"> <thead> <tr> <th colspan="5">RTNC [4:0]</th> <th>Clock per Line</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>Setting prohibited</td></tr> </tbody> </table>												RTNC [4:0]					Clock per Line	0	0	0	0	0	Setting prohibited	0	0	0	0	1	Setting prohibited	0	0	0	1	0	Setting prohibited	0	0	0	1	1	Setting prohibited	0	0	1	0	0	Setting prohibited	0	0	1	0	1	Setting prohibited	0	0	1	1	0	Setting prohibited	0	1	0	0	0	Setting prohibited	0	1	0	0	1	Setting prohibited																																														
RTNC [4:0]					Clock per Line																																																																																																																
0	0	0	0	0	Setting prohibited																																																																																																																
0	0	0	0	1	Setting prohibited																																																																																																																
0	0	0	1	0	Setting prohibited																																																																																																																
0	0	0	1	1	Setting prohibited																																																																																																																
0	0	1	0	0	Setting prohibited																																																																																																																
0	0	1	0	1	Setting prohibited																																																																																																																
0	0	1	1	0	Setting prohibited																																																																																																																
0	1	0	0	0	Setting prohibited																																																																																																																
0	1	0	0	1	Setting prohibited																																																																																																																
<table border="1"> <thead> <tr> <th colspan="5">RTNC [4:0]</th> <th>Clock per Line</th> </tr> </thead> <tbody> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>Setting prohibited</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>Setting prohibited</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>16 clocks</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>17 clocks</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>18 clocks</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>19 clocks</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>20 clocks</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>21 clocks</td></tr> </tbody> </table>												RTNC [4:0]					Clock per Line	0	1	0	1	1	Setting prohibited	0	1	1	0	0	Setting prohibited	0	1	1	0	1	Setting prohibited	0	1	1	1	0	Setting prohibited	0	1	1	1	1	Setting prohibited	1	0	0	0	0	16 clocks	1	0	0	0	1	17 clocks	1	0	0	1	0	18 clocks	1	0	0	1	1	19 clocks	1	0	1	0	0	20 clocks	1	0	1	0	1	21 clocks																																		
RTNC [4:0]					Clock per Line																																																																																																																
0	1	0	1	1	Setting prohibited																																																																																																																
0	1	1	0	0	Setting prohibited																																																																																																																
0	1	1	0	1	Setting prohibited																																																																																																																
0	1	1	1	0	Setting prohibited																																																																																																																
0	1	1	1	1	Setting prohibited																																																																																																																
1	0	0	0	0	16 clocks																																																																																																																
1	0	0	0	1	17 clocks																																																																																																																
1	0	0	1	0	18 clocks																																																																																																																
1	0	0	1	1	19 clocks																																																																																																																
1	0	1	0	0	20 clocks																																																																																																																
1	0	1	0	1	21 clocks																																																																																																																
<table border="1"> <thead> <tr> <th colspan="5">RTNC [4:0]</th> <th>Clock per Line</th> </tr> </thead> <tbody> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>22 clocks</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>23 clocks</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>24 clocks</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>25 clocks</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>26 clocks</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>27 clocks</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>28 clocks</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>29 clocks</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>30 clocks</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>31 clocks</td></tr> </tbody> </table>												RTNC [4:0]					Clock per Line	1	0	1	1	0	22 clocks	1	0	1	1	1	23 clocks	1	1	0	0	0	24 clocks	1	1	0	0	1	25 clocks	1	1	0	1	0	26 clocks	1	1	0	1	1	27 clocks	1	1	1	0	0	28 clocks	1	1	1	0	1	29 clocks	1	1	1	1	0	30 clocks	1	1	1	1	1	31 clocks																																								
RTNC [4:0]					Clock per Line																																																																																																																
1	0	1	1	0	22 clocks																																																																																																																
1	0	1	1	1	23 clocks																																																																																																																
1	1	0	0	0	24 clocks																																																																																																																
1	1	0	0	1	25 clocks																																																																																																																
1	1	0	1	0	26 clocks																																																																																																																
1	1	0	1	1	27 clocks																																																																																																																
1	1	1	0	0	28 clocks																																																																																																																
1	1	1	0	1	29 clocks																																																																																																																
1	1	1	1	0	30 clocks																																																																																																																
1	1	1	1	1	31 clocks																																																																																																																
EXTC should be high to enable this command																																																																																																																					

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Register Availability	Status		Availability
	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	
	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	
	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	
	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	
	Sleep IN	Yes	

Default		Status	Default Value	
			DIVC [1:0]	RTNC [4:0]
		Power ON Sequence	2'b00	5'h1Bh
		SW Reset	2'b00	5'h1Bh
		HW Reset	2'b00	5'h1Bh

8.3.5. Display Inversion Control (B4h)

B4h	INVTR (Display Inversion Control)														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑	XX	1	0	1	1	0	1	0	0	B4h		
1 st Parameter	1	1	↑	XX	0	0	0	0	0	0	DINV[1:0]	02			
DINV[1:0] : Set the inversion mode															
Description	DINV [1:0]		Dot inversion mode												
	2'b00		Column inversion	1st frame						2nd frame					
				1 line	+ - + - + -					- + - + - +					
	2'b01		1-dot inversion	2 line	+ - + - + -					- + - + - +					
				3 line	+ - + - + -					- + - + - +					
	2'b10		2-dot inversion	4 line	+ - + - + -					- + - + - +					
				n line	+ - + - + -					- + - + - +					
	2'b11		4-dot inversion	1st frame						2nd frame					
				1 line	+ - + - + -					- + - + - +					
				2 line	+ - + - + -					- + - + - +					
				3 line	+ - + - + -					- + - + - +					
				4 line	+ - + - + -					- + - + - +					
				5 line	+ - + - + -					- + - + - +					
				6 line	+ - + - + -					- + - + - +					
				7 line	+ - + - + -					- + - + - +					
				8 line	+ - + - + -					- + - + - +					
Restriction	EXTC should be high to enable this command														

Register Availability		<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Normal Mode ON, Idle Mode ON, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Partial Mode ON, Idle Mode ON, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Sleep IN</td><td>Yes</td></tr> </tbody> </table>		Status	Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	Sleep IN	Yes
Status	Availability														
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes														
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes														
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes														
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes														
Sleep IN	Yes														
<table border="1"> <thead> <tr> <th rowspan="2">Status</th><th>Default Value</th></tr> <tr> <th>DINV[1:0]</th></tr> </thead> <tbody> <tr> <td>Power ON Sequence</td><td>2'h00h</td></tr> <tr> <td>SW Reset</td><td>2'h00h</td></tr> <tr> <td>H/W Reset</td><td>2'h00h</td></tr> </tbody> </table>		Status	Default Value	DINV[1:0]	Power ON Sequence	2'h00h	SW Reset	2'h00h	H/W Reset	2'h00h					
Status	Default Value														
	DINV[1:0]														
Power ON Sequence	2'h00h														
SW Reset	2'h00h														
H/W Reset	2'h00h														

8.3.6. Blanking Porch Control (B5h)

B5h	PRCTR (Blanking Porch)																																																																																																																																																
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																																																																																				
Command	0	1	↑	XX	1	0	1	1	0	1	0	1	B5h																																																																																																																																				
1 st Parameter	1	1	↑	XX	0				VFP [6:0]				02																																																																																																																																				
2 nd Parameter	1	1	↑	XX	0				VBP [6:0]				02																																																																																																																																				
3 rd Parameter	1	1	↑	XX	0	0	0		HFP [4:0]				0A																																																																																																																																				
4 th Parameter	1	1	↑	XX	0	0	0		HBP [4:0]				14																																																																																																																																				
Description	VFP [6:0] / VBP [6:0]: The VFP [6:0] and VBP [6:0] bits specify the line number of vertical front and back porch period respectively. <table border="1"> <thead> <tr> <th>VFP [6:0] VBP [6:0]</th> <th>Number of HSYNC of front/back porch</th> <th>VFP [6:0] VBP [6:0]</th> <th>Number of HSYNC of front/back porch</th> </tr> </thead> <tbody> <tr><td>0000000</td><td>Setting inhibited</td><td>1000000</td><td>64</td></tr> <tr><td>0000001</td><td>Setting inhibited</td><td>1000001</td><td>65</td></tr> <tr><td>0000010</td><td>2</td><td>1000010</td><td>66</td></tr> <tr><td>0000011</td><td>3</td><td>1000011</td><td>67</td></tr> <tr><td>0000100</td><td>4</td><td>1000100</td><td>68</td></tr> <tr><td>0000101</td><td>5</td><td>1000101</td><td>69</td></tr> <tr><td>0000110</td><td>6</td><td>1000110</td><td>70</td></tr> <tr><td>0000111</td><td>7</td><td>1000111</td><td>71</td></tr> <tr><td>0001000</td><td>8</td><td>1001000</td><td>72</td></tr> <tr><td>0001001</td><td>9</td><td>1001001</td><td>73</td></tr> <tr><td>0001010</td><td>10</td><td>1001010</td><td>74</td></tr> <tr><td>0001011</td><td>11</td><td>1001011</td><td>75</td></tr> <tr><td>0001100</td><td>12</td><td>1001100</td><td>76</td></tr> <tr><td>0001101</td><td>13</td><td>1001101</td><td>77</td></tr> <tr><td>:</td><td>:</td><td>:</td><td>:</td></tr> <tr><td>0111101</td><td>61</td><td>1111101</td><td>125</td></tr> <tr><td>0111110</td><td>62</td><td>1111110</td><td>126</td></tr> <tr><td>0111111</td><td>63</td><td>1111111</td><td>127</td></tr> </tbody> </table> <p><i>Note: VFP + VBP \leq 254 HSYNC signals</i></p> <p>HFP [4:0] / HBP [4:0]: The HFP [4:0] and HBP [4:0] bits specify the line number of horizontal front and back porch period respectively.</p> <table border="1"> <thead> <tr> <th>HFP [4:0] HBP [4:0]</th> <th>Number of DOTCLK of the front/back porch</th> <th>HFP [4:0] HBP [4:0]</th> <th>Number of DOTCLK of front/back porch</th> </tr> </thead> <tbody> <tr><td>00000</td><td>Setting prohibited</td><td>10000</td><td>16</td></tr> <tr><td>00001</td><td>Setting prohibited</td><td>10001</td><td>17</td></tr> <tr><td>00010</td><td>2</td><td>10010</td><td>18</td></tr> <tr><td>00011</td><td>3</td><td>10011</td><td>19</td></tr> <tr><td>00100</td><td>4</td><td>10100</td><td>20</td></tr> <tr><td>00101</td><td>5</td><td>10101</td><td>21</td></tr> <tr><td>00110</td><td>6</td><td>10110</td><td>22</td></tr> <tr><td>00111</td><td>7</td><td>10111</td><td>23</td></tr> <tr><td>01000</td><td>8</td><td>11000</td><td>24</td></tr> <tr><td>01001</td><td>9</td><td>11001</td><td>25</td></tr> <tr><td>01010</td><td>10</td><td>11010</td><td>26</td></tr> <tr><td>01011</td><td>11</td><td>11011</td><td>27</td></tr> <tr><td>01100</td><td>12</td><td>11100</td><td>28</td></tr> <tr><td>01101</td><td>13</td><td>11101</td><td>29</td></tr> <tr><td>01110</td><td>14</td><td>11110</td><td>30</td></tr> <tr><td>01111</td><td>15</td><td>11111</td><td>31</td></tr> </tbody> </table> <p><i>*HBP need to setting more than 58 clock and less than 200 clocks in By-pass mode. There is 8 bit setting in HBP register.</i></p>	VFP [6:0] VBP [6:0]	Number of HSYNC of front/back porch	VFP [6:0] VBP [6:0]	Number of HSYNC of front/back porch	0000000	Setting inhibited	1000000	64	0000001	Setting inhibited	1000001	65	0000010	2	1000010	66	0000011	3	1000011	67	0000100	4	1000100	68	0000101	5	1000101	69	0000110	6	1000110	70	0000111	7	1000111	71	0001000	8	1001000	72	0001001	9	1001001	73	0001010	10	1001010	74	0001011	11	1001011	75	0001100	12	1001100	76	0001101	13	1001101	77	:	:	:	:	0111101	61	1111101	125	0111110	62	1111110	126	0111111	63	1111111	127	HFP [4:0] HBP [4:0]	Number of DOTCLK of the front/back porch	HFP [4:0] HBP [4:0]	Number of DOTCLK of front/back porch	00000	Setting prohibited	10000	16	00001	Setting prohibited	10001	17	00010	2	10010	18	00011	3	10011	19	00100	4	10100	20	00101	5	10101	21	00110	6	10110	22	00111	7	10111	23	01000	8	11000	24	01001	9	11001	25	01010	10	11010	26	01011	11	11011	27	01100	12	11100	28	01101	13	11101	29	01110	14	11110	30	01111	15	11111	31
VFP [6:0] VBP [6:0]	Number of HSYNC of front/back porch	VFP [6:0] VBP [6:0]	Number of HSYNC of front/back porch																																																																																																																																														
0000000	Setting inhibited	1000000	64																																																																																																																																														
0000001	Setting inhibited	1000001	65																																																																																																																																														
0000010	2	1000010	66																																																																																																																																														
0000011	3	1000011	67																																																																																																																																														
0000100	4	1000100	68																																																																																																																																														
0000101	5	1000101	69																																																																																																																																														
0000110	6	1000110	70																																																																																																																																														
0000111	7	1000111	71																																																																																																																																														
0001000	8	1001000	72																																																																																																																																														
0001001	9	1001001	73																																																																																																																																														
0001010	10	1001010	74																																																																																																																																														
0001011	11	1001011	75																																																																																																																																														
0001100	12	1001100	76																																																																																																																																														
0001101	13	1001101	77																																																																																																																																														
:	:	:	:																																																																																																																																														
0111101	61	1111101	125																																																																																																																																														
0111110	62	1111110	126																																																																																																																																														
0111111	63	1111111	127																																																																																																																																														
HFP [4:0] HBP [4:0]	Number of DOTCLK of the front/back porch	HFP [4:0] HBP [4:0]	Number of DOTCLK of front/back porch																																																																																																																																														
00000	Setting prohibited	10000	16																																																																																																																																														
00001	Setting prohibited	10001	17																																																																																																																																														
00010	2	10010	18																																																																																																																																														
00011	3	10011	19																																																																																																																																														
00100	4	10100	20																																																																																																																																														
00101	5	10101	21																																																																																																																																														
00110	6	10110	22																																																																																																																																														
00111	7	10111	23																																																																																																																																														
01000	8	11000	24																																																																																																																																														
01001	9	11001	25																																																																																																																																														
01010	10	11010	26																																																																																																																																														
01011	11	11011	27																																																																																																																																														
01100	12	11100	28																																																																																																																																														
01101	13	11101	29																																																																																																																																														
01110	14	11110	30																																																																																																																																														
01111	15	11111	31																																																																																																																																														

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Restriction	EXTC should be high to enable this command																											
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Normal Mode ON, Idle Mode ON, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Partial Mode ON, Idle Mode ON, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Sleep IN</td><td>Yes</td></tr> </tbody> </table>				Status	Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	Sleep IN	Yes												
Status	Availability																											
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes																											
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes																											
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes																											
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes																											
Sleep IN	Yes																											
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th><th colspan="4">Default Value</th></tr> <tr> <th>VFP [6:0]</th><th>VBP [6:0]</th><th>HFP [4:0]</th><th>HBP [4:0]</th></tr> </thead> <tbody> <tr> <td>Power ON Sequence</td><td>7'h02h</td><td>7'h02h</td><td>5'h0Ah</td><td>5'h14h</td></tr> <tr> <td>SW Reset</td><td>7'h02h</td><td>7'h02h</td><td>5'h0Ah</td><td>5'h14h</td></tr> <tr> <td>HW Reset</td><td>7'h02h</td><td>7'h02h</td><td>5'h0Ah</td><td>5'h14h</td></tr> </tbody> </table>				Status	Default Value				VFP [6:0]	VBP [6:0]	HFP [4:0]	HBP [4:0]	Power ON Sequence	7'h02h	7'h02h	5'h0Ah	5'h14h	SW Reset	7'h02h	7'h02h	5'h0Ah	5'h14h	HW Reset	7'h02h	7'h02h	5'h0Ah	5'h14h
Status	Default Value																											
	VFP [6:0]	VBP [6:0]	HFP [4:0]	HBP [4:0]																								
Power ON Sequence	7'h02h	7'h02h	5'h0Ah	5'h14h																								
SW Reset	7'h02h	7'h02h	5'h0Ah	5'h14h																								
HW Reset	7'h02h	7'h02h	5'h0Ah	5'h14h																								

8.3.7. Display Function Control (B6h)

DISCTRL (Display Function Control)													
B6h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	0	1	1	0	B6h
1 st Parameter	1	1	↑	XX	0	0	0	0	PTG [1:0]	PT [1:0]	---	---	0A
2 nd Parameter	1	1	↑	XX	REV	GS	SS	SM	ISC [3:0]	---	---	---	82
3 rd Parameter	1	1	↑	XX	0	0	---	---	NL [5:0]	---	---	---	27
4 th Parameter	1	1	↑	XX	0	0	---	---	PCDIV [5:0]	---	---	---	XX

PTG [1:0]: Set the scan mode in non-display area.

PTG1	PTG0	Gate outputs in non-display area	Source outputs in non-display area
0	0	Normal scan	Set with the PT [1:0] bits
0	1	Setting prohibited	---
1	0	Interval scan	Set with the PT [1:0] bits
1	1	Setting prohibited	---

PT [1:0]: Determine source/VCOM output in a non-display area in the partial display mode.

PT [1:0]		Source output on non-display area
0	0	V63
0	1	V0
1	0	AGND
1	1	Hi-Z

SS: This bit controls MPU to memory write/read direction by column address order.

SS	Source Output Scan Direction
0	S1 → S720
1	S720 → S1

Description

REV: Select whether the liquid crystal type is normally white type or normally black type.


REV	Liquid crystal type
0	Normally black
1	Normally white

ISC [3:0]: Specify the scan cycle interval of gate driver in non-display area when PTG [1:0] = "10" to select interval scan.

Then scan cycle is set as odd number from 1~31 frame periods. The polarity is inverted every scan cycle.

ISC [3:0]	Scan Cycle	f _{FLM} = 60Hz
0000	1 frame	17ms
0001	3 frames	51ms
0010	5 frames	85ms
0011	7 frames	119ms
0100	9 frames	153ms
0101	11 frames	187ms
0110	13 frames	221ms
0111	15 frames	255ms
1000	17 frames	289ms
1001	19 frames	323ms
1010	21 frames	357ms
1011	23 frames	391ms
1100	25 frames	425ms
1101	27 frames	459ms

		<table border="1"> <tr> <td>1110</td><td>29 frames</td><td>493ms</td></tr> <tr> <td>1111</td><td>31 frames</td><td>527ms</td></tr> </table>	1110	29 frames	493ms	1111	31 frames	527ms	
1110	29 frames	493ms							
1111	31 frames	527ms							
GS: Sets the direction of scan by the gate driver in the range determined by SCN [4:0] and NL [4:0]. The scan direction determined by GS = 0 can be reversed by setting GS = 1.									
		<table border="1"> <tr> <td>GS</td><td>Gate Output Scan Direction</td></tr> <tr> <td>0</td><td>G1 → G320</td></tr> <tr> <td>1</td><td>G320 → G1</td></tr> </table>	GS	Gate Output Scan Direction	0	G1 → G320	1	G320 → G1	
GS	Gate Output Scan Direction								
0	G1 → G320								
1	G320 → G1								
SM: Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module.									
SM	GS	<table border="1"> <thead> <tr> <th>Scan Direction</th><th>Gate Output Sequence</th></tr> </thead> <tbody> <tr> <td> </td><td> G1→G2→G3→G4→..... →G317→G318→G319→G320 </td></tr> </tbody> </table>	Scan Direction	Gate Output Sequence		G1→G2→G3→G4→.....→G317→G318→G319→G320			
Scan Direction	Gate Output Sequence								
	G1→G2→G3→G4→.....→G317→G318→G319→G320								
0	0								
0	1		G320→G319→G318→G317→.....→G4→G3→G2→G1						
1	0		G1→G3→.....→G317→G319→ G2→G4→.....→G318→G320						



NL [5:0]: Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected by the number of lines set by NL [5:0]. The number of lines must be the same or more than the number of lines necessary for the size of the liquid crystal panel.

NL [5:0]						LCD Drive Line
0 0 0 0 0 0						Setting prohibited
0 0 0 0 0 1						16 lines
0 0 0 0 1 0						24 lines
0 0 0 0 1 1						32 lines
0 0 0 1 0 0						40 lines
0 0 0 1 0 1						48 lines
0 0 0 1 1 0						56 lines
0 0 0 1 1 1						64 lines
0 0 1 0 0 0						72 lines
0 0 1 0 0 1						80 lines
0 0 1 0 1 0						88 lines
0 0 1 0 1 1						96 lines
0 0 1 1 0 0						104 lines
0 0 1 1 0 1						112 lines
0 0 1 1 1 0						120 lines
0 0 1 1 1 1						128 lines
0 1 0 0 0 0						136 lines
0 1 0 0 0 1						144 lines
0 1 0 0 1 0						152 lines
0 1 0 0 1 1						160 lines
0 1 0 1 0 0						168 lines

NL [5:0]						LCD Driver Line
0 1 0 1 0 1						176 lines
0 1 0 1 1 0						184 lines
0 1 0 1 1 1						192 lines
0 1 1 0 0 0						200 lines
0 1 1 0 0 1						208 lines
0 1 1 0 1 0						216 lines
0 1 1 0 1 1						224 lines
0 1 1 1 0 0						232 lines
0 1 1 1 0 1						240 lines
0 1 1 1 1 0						248 lines
0 1 1 1 1 1						256 lines
1 0 0 0 0 0						264 lines
1 0 0 0 0 1						272 lines
1 0 0 0 1 0						280 lines
1 0 0 0 1 1						288 lines
1 0 0 1 0 0						296 lines
1 0 0 1 0 1						304 lines
1 0 0 1 1 0						312 lines
1 0 0 1 1 1						320 lines
Others						Setting inhibited

PCDIV [5:0]:

$$\text{external fosc} = \frac{\text{DOTCLK}}{2 \times (\text{PCDIV} + 1)}$$

Restriction	EXTC should be high to enable this command												
Register Availability	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Normal Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Sleep IN</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	Sleep IN	Yes
Status	Availability												
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes												
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes												
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes												
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes												
Sleep IN	Yes												

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Default	Status	Default Value							
		PTG [1:0]	PT [1:0]	REV	GS	SS	SM	ISC [3:0]	NL [5:0]
	Power ON Sequence	2'b10	2'b10	1'b1	1'b0	1'b0	1'b0	4'b0010	6'h27h
	SW Reset	2'b10	2'b10	1'b1	1'b0	1'b0	1'b0	4'b0010	6'h27h
	HW Reset	2'b10	2'b10	1'b1	1'b0	1'b0	1'b0	4'b0010	6'h27h

8.3.8. Entry Mode Set (B7h)

ETMOD (Entry Mode Set)																																
B7h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																			
Command	0	1	↑	XX	1	0	1	1	0	1	1	1	B7h																			
Parameter	1	1	↑	XX	0	0	0	0	0	GON	DTE	GAS	06																			
GAS: Low voltage detection control. <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>GAS</td><td>Low voltage detection</td></tr> <tr> <td>0</td><td>Enable</td></tr> <tr> <td>1</td><td>Disable</td></tr> </table>													GAS	Low voltage detection	0	Enable	1	Disable														
GAS	Low voltage detection																															
0	Enable																															
1	Disable																															
Description	GON/DTE: Set the output level of gate driver G1 ~ G320 as follows <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>GON</td><td>DTE</td><td>G1~G320 Gate Output</td></tr> <tr> <td>0</td><td>0</td><td>VGH</td></tr> <tr> <td>0</td><td>1</td><td>VGH</td></tr> <tr> <td>1</td><td>0</td><td>VGL</td></tr> <tr> <td>1</td><td>1</td><td>Normal display</td></tr> </table>													GON	DTE	G1~G320 Gate Output	0	0	VGH	0	1	VGH	1	0	VGL	1	1	Normal display				
GON	DTE	G1~G320 Gate Output																														
0	0	VGH																														
0	1	VGH																														
1	0	VGL																														
1	1	Normal display																														
Restriction	EXTC should be high to enable this command																															
Register Availability	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Normal Mode ON, Idle Mode ON, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Partial Mode ON, Idle Mode ON, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Sleep IN</td><td>Yes</td></tr> </tbody> </table>													Status	Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	Sleep IN	Yes							
Status	Availability																															
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes																															
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes																															
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes																															
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes																															
Sleep IN	Yes																															
Default	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th rowspan="2">Status</th><th colspan="3">Default Value</th></tr> <tr> <th>GON</th><th>DTE</th><th>GAS</th></tr> </thead> <tbody> <tr> <td>Power ON Sequence</td><td>1'b1</td><td>1'b1</td><td>1'b1</td></tr> <tr> <td>SW Reset</td><td>1'b1</td><td>1'b1</td><td>1'b1</td></tr> <tr> <td>HW Reset</td><td>1'b1</td><td>1'b1</td><td>1'b1</td></tr> </tbody> </table>													Status	Default Value			GON	DTE	GAS	Power ON Sequence	1'b1	1'b1	1'b1	SW Reset	1'b1	1'b1	1'b1	HW Reset	1'b1	1'b1	1'b1
Status	Default Value																															
	GON	DTE	GAS																													
Power ON Sequence	1'b1	1'b1	1'b1																													
SW Reset	1'b1	1'b1	1'b1																													
HW Reset	1'b1	1'b1	1'b1																													

8.3.9. Backlight Control 1 (B8h)

Backlight Control 1																																																				
B8h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																							
Command	0	1	↑	XX	1	0	1	1	1	0	0	0	B8h																																							
Parameter		1	↑	XX	0	0	0	0	TH_UI [3]	TH_UI [2]	TH_UI [1]	TH_UI [0]	0B																																							
TH_UI [3:0]: These bits are used to set the percentage of grayscale data accumulate histogram value in the user interface (UI) mode. This ratio of maximum number of pixels that makes display image white (=data "255") to the total of pixels by image processing.																																																				
Description	<table border="1"> <thead> <tr> <th>TH_UI [3:0]</th><th>Description</th></tr> </thead> <tbody> <tr><td>4'0h</td><td>99%</td></tr> <tr><td>4'1h</td><td>98%</td></tr> <tr><td>4'2h</td><td>96%</td></tr> <tr><td>4'3h</td><td>94%</td></tr> <tr><td>4'4h</td><td>92%</td></tr> <tr><td>4'5h</td><td>90%</td></tr> <tr><td>4'6h</td><td>88%</td></tr> <tr><td>4'7h</td><td>86%</td></tr> </tbody> </table>							TH_UI [3:0]	Description	4'0h	99%	4'1h	98%	4'2h	96%	4'3h	94%	4'4h	92%	4'5h	90%	4'6h	88%	4'7h	86%	<table border="1"> <thead> <tr> <th>TH_UI [3:0]</th><th>Description</th></tr> </thead> <tbody> <tr><td>4'8h</td><td>84%</td></tr> <tr><td>4'9h</td><td>82%</td></tr> <tr><td>4'Ah</td><td>80%</td></tr> <tr><td>4'Bh</td><td>78%</td></tr> <tr><td>4'C_h</td><td>76%</td></tr> <tr><td>4'Dh</td><td>74%</td></tr> <tr><td>4'Eh</td><td>72%</td></tr> <tr><td>4'Fh</td><td>70%</td></tr> </tbody> </table>								TH_UI [3:0]	Description	4'8h	84%	4'9h	82%	4'Ah	80%	4'Bh	78%	4'C _h	76%	4'Dh	74%	4'Eh	72%	4'Fh	70%	
TH_UI [3:0]	Description																																																			
4'0h	99%																																																			
4'1h	98%																																																			
4'2h	96%																																																			
4'3h	94%																																																			
4'4h	92%																																																			
4'5h	90%																																																			
4'6h	88%																																																			
4'7h	86%																																																			
TH_UI [3:0]	Description																																																			
4'8h	84%																																																			
4'9h	82%																																																			
4'Ah	80%																																																			
4'Bh	78%																																																			
4'C _h	76%																																																			
4'Dh	74%																																																			
4'Eh	72%																																																			
4'Fh	70%																																																			
<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																												
Status	Availability																																																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																			
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																			
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																																			
Partial Mode On, Idle Mode On, Sleep Out	Yes																																																			
Sleep In	Yes																																																			
<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr><td>TH_UI [3:0]</td><td>4'b0100</td></tr> <tr><td>Power On Sequence</td><td>4'b0100</td></tr> <tr><td>SW Reset</td><td>No change</td></tr> <tr><td>HW Reset</td><td>4'b0100</td></tr> </tbody> </table>													Status	Default Value	TH_UI [3:0]	4'b0100	Power On Sequence	4'b0100	SW Reset	No change	HW Reset	4'b0100																														
Status	Default Value																																																			
TH_UI [3:0]	4'b0100																																																			
Power On Sequence	4'b0100																																																			
SW Reset	No change																																																			
HW Reset	4'b0100																																																			

8.3.10. Backlight Control 2 (B9h)

Backlight Control 2																																													
B9h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																
Command	0	1	↑	XX	1	0	1	1	1	0	0	1	B9h																																
Parameter	1	1	↑	XX	TH_MV [3]	TH_MV [2]	TH_MV [1]	TH_MV [0]	TH_ST [3]	TH_ST [2]	TH_ST [1]	TH_ST [0]	BB																																
TH_ST [3:0]: These bits are used to set the percentage of grayscale data accumulate histogram value in the still picture mode. This ratio of maximum number of pixels that makes display image white (=data "255") to the total of pixels by image processing.																																													
Description	<table border="1"> <thead> <tr> <th>TH_ST [3:0]</th><th>Description</th></tr> </thead> <tbody> <tr><td>4'0h</td><td>99%</td></tr> <tr><td>4'1h</td><td>98%</td></tr> <tr><td>4'2h</td><td>96%</td></tr> <tr><td>4'3h</td><td>94%</td></tr> <tr><td>4'4h</td><td>92%</td></tr> <tr><td>4'5h</td><td>90%</td></tr> <tr><td>4'6h</td><td>88%</td></tr> <tr><td>4'7h</td><td>86%</td></tr> </tbody> </table>				TH_ST [3:0]	Description	4'0h	99%	4'1h	98%	4'2h	96%	4'3h	94%	4'4h	92%	4'5h	90%	4'6h	88%	4'7h	86%	<table border="1"> <thead> <tr> <th>TH_ST [3:0]</th><th>Description</th></tr> </thead> <tbody> <tr><td>4'8h</td><td>84%</td></tr> <tr><td>4'9h</td><td>82%</td></tr> <tr><td>4'Ah</td><td>80%</td></tr> <tr><td>4'Bh</td><td>78%</td></tr> <tr><td>4'Ch</td><td>76%</td></tr> <tr><td>4'Dh</td><td>74%</td></tr> <tr><td>4'Eh</td><td>72%</td></tr> <tr><td>4'Fh</td><td>70%</td></tr> </tbody> </table>				TH_ST [3:0]	Description	4'8h	84%	4'9h	82%	4'Ah	80%	4'Bh	78%	4'Ch	76%	4'Dh	74%	4'Eh	72%	4'Fh	70%	
TH_ST [3:0]	Description																																												
4'0h	99%																																												
4'1h	98%																																												
4'2h	96%																																												
4'3h	94%																																												
4'4h	92%																																												
4'5h	90%																																												
4'6h	88%																																												
4'7h	86%																																												
TH_ST [3:0]	Description																																												
4'8h	84%																																												
4'9h	82%																																												
4'Ah	80%																																												
4'Bh	78%																																												
4'Ch	76%																																												
4'Dh	74%																																												
4'Eh	72%																																												
4'Fh	70%																																												
<table border="1"> <thead> <tr> <th>TH_MV [3:0]</th><th>Description</th></tr> </thead> <tbody> <tr><td>4'0h</td><td>99%</td></tr> <tr><td>4'1h</td><td>98%</td></tr> <tr><td>4'2h</td><td>96%</td></tr> <tr><td>4'3h</td><td>94%</td></tr> <tr><td>4'4h</td><td>92%</td></tr> <tr><td>4'5h</td><td>90%</td></tr> <tr><td>4'6h</td><td>88%</td></tr> <tr><td>4'7h</td><td>86%</td></tr> </tbody> </table>				TH_MV [3:0]	Description	4'0h	99%	4'1h	98%	4'2h	96%	4'3h	94%	4'4h	92%	4'5h	90%	4'6h	88%	4'7h	86%	<table border="1"> <thead> <tr> <th>TH_MV [3:0]</th><th>Description</th></tr> </thead> <tbody> <tr><td>4'8h</td><td>84%</td></tr> <tr><td>4'9h</td><td>82%</td></tr> <tr><td>4'Ah</td><td>80%</td></tr> <tr><td>4'Bh</td><td>78%</td></tr> <tr><td>4'Ch</td><td>76%</td></tr> <tr><td>4'Dh</td><td>74%</td></tr> <tr><td>4'Eh</td><td>72%</td></tr> <tr><td>4'Fh</td><td>70%</td></tr> </tbody> </table>				TH_MV [3:0]	Description	4'8h	84%	4'9h	82%	4'Ah	80%	4'Bh	78%	4'Ch	76%	4'Dh	74%	4'Eh	72%	4'Fh	70%		
TH_MV [3:0]	Description																																												
4'0h	99%																																												
4'1h	98%																																												
4'2h	96%																																												
4'3h	94%																																												
4'4h	92%																																												
4'5h	90%																																												
4'6h	88%																																												
4'7h	86%																																												
TH_MV [3:0]	Description																																												
4'8h	84%																																												
4'9h	82%																																												
4'Ah	80%																																												
4'Bh	78%																																												
4'Ch	76%																																												
4'Dh	74%																																												
4'Eh	72%																																												
4'Fh	70%																																												
<p>Histogram</p> <p>100%</p> <p>TH_MV[3:0] TH_ST[3:0] TH_UI[3:0]</p> <p>Dth</p> <p>Gray Scales</p> <p>255</p>																																													

Register Availability	Status		Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes	
	Normal Mode On, Idle Mode On, Sleep Out	Yes	
	Partial Mode On, Idle Mode Off, Sleep Out	Yes	
	Partial Mode On, Idle Mode On, Sleep Out	Yes	
	Sleep In	Yes	
Default	Status	Default Value	
		TH_MV [3:0]	TH_ST [3:0]
	Power On Sequence	4'b1011	4'b1000
	SW Reset	No change	No change
	HW Reset	4'b1011	4'b1000

8.3.11. Backlight Control 3 (BAh)


Backlight Control 3																																																				
BAh	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																							
Command	0	1	↑	XX	1	0	1	1	1	0	1	0	BAh																																							
Parameter	1	1	↑	XX	0	0	0	0	DTH_UI [3]	DTH_UI [2]	DTH_UI [1]	DTH_UI [0]	04																																							
DTH_UI [3:0]: This parameter is used set the minimum limitation of grayscale threshold value in User Icon (UI) image mode. This register setting will limit the minimum Dth value to prevent the display image from being too white and the display quality is not acceptable.																																																				
Description	<table border="1"> <thead> <tr> <th>DTH_UI [3:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>4'0h</td><td>252</td></tr> <tr><td>4'1h</td><td>248</td></tr> <tr><td>4'2h</td><td>244</td></tr> <tr><td>4'3h</td><td>240</td></tr> <tr><td>4'4h</td><td>236</td></tr> <tr><td>4'5h</td><td>232</td></tr> <tr><td>4'6h</td><td>228</td></tr> <tr><td>4'7h</td><td>224</td></tr> </tbody> </table>							DTH_UI [3:0]	Description	4'0h	252	4'1h	248	4'2h	244	4'3h	240	4'4h	236	4'5h	232	4'6h	228	4'7h	224	<table border="1"> <thead> <tr> <th>DTH_UI [3:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>4'8h</td><td>220</td></tr> <tr><td>4'9h</td><td>216</td></tr> <tr><td>4'Ah</td><td>212</td></tr> <tr><td>4'Bh</td><td>208</td></tr> <tr><td>4'Ch</td><td>204</td></tr> <tr><td>4'Dh</td><td>200</td></tr> <tr><td>4'Eh</td><td>196</td></tr> <tr><td>4'Fh</td><td>192</td></tr> </tbody> </table>									DTH_UI [3:0]	Description	4'8h	220	4'9h	216	4'Ah	212	4'Bh	208	4'Ch	204	4'Dh	200	4'Eh	196	4'Fh	192
DTH_UI [3:0]	Description																																																			
4'0h	252																																																			
4'1h	248																																																			
4'2h	244																																																			
4'3h	240																																																			
4'4h	236																																																			
4'5h	232																																																			
4'6h	228																																																			
4'7h	224																																																			
DTH_UI [3:0]	Description																																																			
4'8h	220																																																			
4'9h	216																																																			
4'Ah	212																																																			
4'Bh	208																																																			
4'Ch	204																																																			
4'Dh	200																																																			
4'Eh	196																																																			
4'Fh	192																																																			
<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																												
Status	Availability																																																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																			
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																			
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																																			
Partial Mode On, Idle Mode On, Sleep Out	Yes																																																			
Sleep In	Yes																																																			
<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th>Default Value</th> </tr> <tr> <th>DTH_UI [3:0]</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>4'b0100</td></tr> <tr><td>SW Reset</td><td>No change</td></tr> <tr><td>HW Reset</td><td>4'b0100</td></tr> </tbody> </table>													Status	Default Value	DTH_UI [3:0]	Power On Sequence	4'b0100	SW Reset	No change	HW Reset	4'b0100																															
Status	Default Value																																																			
	DTH_UI [3:0]																																																			
Power On Sequence	4'b0100																																																			
SW Reset	No change																																																			
HW Reset	4'b0100																																																			

8.3.12. Backlight Control 4 (BBh)


BBh	Backlight Control 4																																																			
Command	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																							
Command	0	1	↑	XX	1	0	1	1	1	0	1	1	1	BBh																																						
Parameter	1	1	↑	XX	DTH_MV [3]	DTH_MV [2]	DTH_MV [1]	DTH_MV [0]	DTH_ST [3]	DTH_ST [2]	DTH_ST [1]	DTH_ST [0]	A8																																							
DTH_ST [3:0]/DTH_MV [3:0]: This parameter is used set the minimum limitation of grayscale threshold value. This register setting will limit the minimum Dth value to prevent the display image from being too white and the display quality is not acceptable.																																																				
Description	<table border="1"> <thead> <tr> <th>DTH_ST [3:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>4'0h</td><td>224</td></tr> <tr><td>4'1h</td><td>220</td></tr> <tr><td>4'2h</td><td>216</td></tr> <tr><td>4'3h</td><td>212</td></tr> <tr><td>4'4h</td><td>208</td></tr> <tr><td>4'5h</td><td>204</td></tr> <tr><td>4'6h</td><td>200</td></tr> <tr><td>4'7h</td><td>196</td></tr> </tbody> </table>							DTH_ST [3:0]	Description	4'0h	224	4'1h	220	4'2h	216	4'3h	212	4'4h	208	4'5h	204	4'6h	200	4'7h	196	<table border="1"> <thead> <tr> <th>DTH_ST [3:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>4'8h</td><td>192</td></tr> <tr><td>4'9h</td><td>188</td></tr> <tr><td>4'Ah</td><td>184</td></tr> <tr><td>4'Bh</td><td>180</td></tr> <tr><td>4'Ch</td><td>176</td></tr> <tr><td>4'Dh</td><td>172</td></tr> <tr><td>4'Eh</td><td>168</td></tr> <tr><td>4'Fh</td><td>164</td></tr> </tbody> </table>								DTH_ST [3:0]	Description	4'8h	192	4'9h	188	4'Ah	184	4'Bh	180	4'Ch	176	4'Dh	172	4'Eh	168	4'Fh	164	
DTH_ST [3:0]	Description																																																			
4'0h	224																																																			
4'1h	220																																																			
4'2h	216																																																			
4'3h	212																																																			
4'4h	208																																																			
4'5h	204																																																			
4'6h	200																																																			
4'7h	196																																																			
DTH_ST [3:0]	Description																																																			
4'8h	192																																																			
4'9h	188																																																			
4'Ah	184																																																			
4'Bh	180																																																			
4'Ch	176																																																			
4'Dh	172																																																			
4'Eh	168																																																			
4'Fh	164																																																			
<table border="1"> <thead> <tr> <th>DTH_MV [3:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>4'0h</td><td>224</td></tr> <tr><td>4'1h</td><td>220</td></tr> <tr><td>4'2h</td><td>216</td></tr> <tr><td>4'3h</td><td>212</td></tr> <tr><td>4'4h</td><td>208</td></tr> <tr><td>4'5h</td><td>204</td></tr> <tr><td>4'6h</td><td>200</td></tr> <tr><td>4'7h</td><td>196</td></tr> </tbody> </table>							DTH_MV [3:0]	Description	4'0h	224	4'1h	220	4'2h	216	4'3h	212	4'4h	208	4'5h	204	4'6h	200	4'7h	196	<table border="1"> <thead> <tr> <th>DTH_MV [3:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>4'8h</td><td>192</td></tr> <tr><td>4'9h</td><td>188</td></tr> <tr><td>4'Ah</td><td>184</td></tr> <tr><td>4'Bh</td><td>180</td></tr> <tr><td>4'Ch</td><td>176</td></tr> <tr><td>4'Dh</td><td>172</td></tr> <tr><td>4'Eh</td><td>168</td></tr> <tr><td>4'Fh</td><td>164</td></tr> </tbody> </table>								DTH_MV [3:0]	Description	4'8h	192	4'9h	188	4'Ah	184	4'Bh	180	4'Ch	176	4'Dh	172	4'Eh	168	4'Fh	164		
DTH_MV [3:0]	Description																																																			
4'0h	224																																																			
4'1h	220																																																			
4'2h	216																																																			
4'3h	212																																																			
4'4h	208																																																			
4'5h	204																																																			
4'6h	200																																																			
4'7h	196																																																			
DTH_MV [3:0]	Description																																																			
4'8h	192																																																			
4'9h	188																																																			
4'Ah	184																																																			
4'Bh	180																																																			
4'Ch	176																																																			
4'Dh	172																																																			
4'Eh	168																																																			
4'Fh	164																																																			
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>														Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																										
Status	Availability																																																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																			
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																			
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																																			
Partial Mode On, Idle Mode On, Sleep Out	Yes																																																			
Sleep In	Yes																																																			

Default		Status	Default Value	
			DTH_MV [3:0]	DTH_ST [3:0]
		Power On Sequence	4'b1100	4'b1001
		SW Reset	No change	No change
		HW Reset	4'b1100	4'b1001

8.3.13. Backlight Control 5 (BCh)

BCh	Backlight Control 5																														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																		
Command	0	1	↑	XX	1	0	1	1	1	1	0	0	BCh																		
Parameter	1	1	↑	XX	DIM2 [3]	DIM2 [2]	DIM2 [1]	DIM2 [0]	0	DIM1 [2]	DIM1 [1]	DIM1 [0]	43																		
DIM1 [2:0]: This parameter is used to set the transition time of brightness level to avoid the sharp brightness transition on vision.																															
<table border="1"> <thead> <tr> <th>DIM1 [2:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>3'0h</td> <td>1 frame</td> </tr> <tr> <td>3'1h</td> <td>1 frame</td> </tr> <tr> <td>3'2h</td> <td>2 frames</td> </tr> <tr> <td>3'3h</td> <td>4 frames</td> </tr> <tr> <td>3'4h</td> <td>8 frames</td> </tr> <tr> <td>3'5h</td> <td>16 frames</td> </tr> <tr> <td>3'6h</td> <td>32 frames</td> </tr> <tr> <td>3'7h</td> <td>64 frames</td> </tr> </tbody> </table>													DIM1 [2:0]	Description	3'0h	1 frame	3'1h	1 frame	3'2h	2 frames	3'3h	4 frames	3'4h	8 frames	3'5h	16 frames	3'6h	32 frames	3'7h	64 frames	
DIM1 [2:0]	Description																														
3'0h	1 frame																														
3'1h	1 frame																														
3'2h	2 frames																														
3'3h	4 frames																														
3'4h	8 frames																														
3'5h	16 frames																														
3'6h	32 frames																														
3'7h	64 frames																														
 <p>The graph illustrates the brightness transition process. It shows a blue curve representing brightness over time. The curve starts at a level labeled "Brightness = A". It rises during the first "Transition time" to a level labeled "Brightness = B". It remains at "Brightness = B" for a long duration. It then falls during the second "Transition time" to a level labeled "Brightness = C". Arrows point from the labels "DIM2[2:0]" and "DIM1[2:0]" to the segments of the curve where they are applied.</p>																															
DIM2 [3:0]: This parameter is used to set the threshold of brightness change. When the brightness transition difference is smaller than DIM2 [3:0], the brightness transition will be ignored.																															
For example:																															
If $ \text{brightness B} - \text{brightness A} < \text{DIM2 [2:0]}$, the brightness transition will be ignored and keep the brightness A.																															
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes						
Status	Availability																														
Normal Mode On, Idle Mode Off, Sleep Out	Yes																														
Normal Mode On, Idle Mode On, Sleep Out	Yes																														
Partial Mode On, Idle Mode Off, Sleep Out	Yes																														
Partial Mode On, Idle Mode On, Sleep Out	Yes																														
Sleep In	Yes																														
<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>DIM2 [3:0]</th> <th>DIM1 [2:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>4'b0100</td> <td>4'b0100</td> </tr> <tr> <td>SW Reset</td> <td>No change</td> <td>No change</td> </tr> <tr> <td>HW Reset</td> <td>4'b0100</td> <td>4'b0100</td> </tr> </tbody> </table>													Status	Default Value		DIM2 [3:0]	DIM1 [2:0]	Power On Sequence	4'b0100	4'b0100	SW Reset	No change	No change	HW Reset	4'b0100	4'b0100					
Status	Default Value																														
	DIM2 [3:0]	DIM1 [2:0]																													
Power On Sequence	4'b0100	4'b0100																													
SW Reset	No change	No change																													
HW Reset	4'b0100	4'b0100																													
<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>DIM2 [3:0]</th> <th>DIM1 [2:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>4'b0100</td> <td>4'b0100</td> </tr> <tr> <td>SW Reset</td> <td>No change</td> <td>No change</td> </tr> <tr> <td>HW Reset</td> <td>4'b0100</td> <td>4'b0100</td> </tr> </tbody> </table>													Status	Default Value		DIM2 [3:0]	DIM1 [2:0]	Power On Sequence	4'b0100	4'b0100	SW Reset	No change	No change	HW Reset	4'b0100	4'b0100					
Status	Default Value																														
	DIM2 [3:0]	DIM1 [2:0]																													
Power On Sequence	4'b0100	4'b0100																													
SW Reset	No change	No change																													
HW Reset	4'b0100	4'b0100																													
<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>DIM2 [3:0]</th> <th>DIM1 [2:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>4'b0100</td> <td>4'b0100</td> </tr> <tr> <td>SW Reset</td> <td>No change</td> <td>No change</td> </tr> <tr> <td>HW Reset</td> <td>4'b0100</td> <td>4'b0100</td> </tr> </tbody> </table>													Status	Default Value		DIM2 [3:0]	DIM1 [2:0]	Power On Sequence	4'b0100	4'b0100	SW Reset	No change	No change	HW Reset	4'b0100	4'b0100					
Status	Default Value																														
	DIM2 [3:0]	DIM1 [2:0]																													
Power On Sequence	4'b0100	4'b0100																													
SW Reset	No change	No change																													
HW Reset	4'b0100	4'b0100																													
<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>DIM2 [3:0]</th> <th>DIM1 [2:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>4'b0100</td> <td>4'b0100</td> </tr> <tr> <td>SW Reset</td> <td>No change</td> <td>No change</td> </tr> <tr> <td>HW Reset</td> <td>4'b0100</td> <td>4'b0100</td> </tr> </tbody> </table>													Status	Default Value		DIM2 [3:0]	DIM1 [2:0]	Power On Sequence	4'b0100	4'b0100	SW Reset	No change	No change	HW Reset	4'b0100	4'b0100					
Status	Default Value																														
	DIM2 [3:0]	DIM1 [2:0]																													
Power On Sequence	4'b0100	4'b0100																													
SW Reset	No change	No change																													
HW Reset	4'b0100	4'b0100																													

8.3.14. Backlight Control 7 (BEh)

Backlight Control 7																																					
BEh	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																								
Command	0	1	↑	XX	1	0	1	1	1	1	1	0	BEh																								
Parameter	1	1	↑	XX	PWM_DIV[7]	PWM_DIV[6]	PWM_DIV[5]	PWM_DIV[4]	PWM_DIV[3]	PWM_DIV[2]	PWM_DIV[1]	PWM_DIV[0]	D0																								
Description	PWM_DIV [7:0]: LEDPWM output frequency control. This command is used to adjust the PWM waveform frequency of LEDPWM. The PWM frequency can be calculated by using the following equation.																																				
	$f_{LEDPWM} = \frac{16MHz}{(PWM_DIV[7:0] + 1) \times 255}$ <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>PWM_DIV [7:0]</th> <th>f_{LEDPWM}</th> </tr> </thead> <tbody> <tr><td>8'h0</td><td>62.74 KHz</td></tr> <tr><td>8'h1</td><td>31.38 KHz</td></tr> <tr><td>8'h2</td><td>20.915KHz</td></tr> <tr><td>8'h3</td><td>15.686KHz</td></tr> <tr><td>8'h4</td><td>12.549 KHz</td></tr> <tr><td>...</td><td>...</td></tr> <tr><td>8'hFB</td><td>249Hz</td></tr> <tr><td>8'hFC</td><td>248Hz</td></tr> <tr><td>8'hFD</td><td>247Hz</td></tr> <tr><td>8'hFE</td><td>246Hz</td></tr> <tr><td>8'hFF</td><td>245Hz</td></tr> </tbody> </table>  <p>Note: The output frequency tolerance of internal frequency divider in CABC is ±10%</p>													PWM_DIV [7:0]	f _{LEDPWM}	8'h0	62.74 KHz	8'h1	31.38 KHz	8'h2	20.915KHz	8'h3	15.686KHz	8'h4	12.549 KHz	8'hFB	249Hz	8'hFC	248Hz	8'hFD	247Hz	8'hFE	246Hz	8'hFF	245Hz
PWM_DIV [7:0]	f _{LEDPWM}																																				
8'h0	62.74 KHz																																				
8'h1	31.38 KHz																																				
8'h2	20.915KHz																																				
8'h3	15.686KHz																																				
8'h4	12.549 KHz																																				
...	...																																				
8'hFB	249Hz																																				
8'hFC	248Hz																																				
8'hFD	247Hz																																				
8'hFE	246Hz																																				
8'hFF	245Hz																																				
Register Availability	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes												
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																				
Partial Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
Default	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>PWM_DIV [7:0]=0Fh</td></tr> <tr><td>SW Reset</td><td>No change</td></tr> <tr><td>HW Reset</td><td>PWM_DIV [7:0]=0Fh</td></tr> </tbody> </table>													Status	Default Value	Power On Sequence	PWM_DIV [7:0]=0Fh	SW Reset	No change	HW Reset	PWM_DIV [7:0]=0Fh																
Status	Default Value																																				
Power On Sequence	PWM_DIV [7:0]=0Fh																																				
SW Reset	No change																																				
HW Reset	PWM_DIV [7:0]=0Fh																																				

8.3.15. Backlight Control 8 (BFh)

Backlight Control 2																												
BFh	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX															
Command	0	1	↑	XX	1	0	1	1	1	1	1	1	BFh															
Parameter	1	1	↑	XX	0	0	0	0	0	LEDONR	LEDONPOL	LEDPWMMPOL	02															
LEDPWMMPOL: The bit is used to define polarity of LEDPWM signal.																												
Description	<table border="1"> <thead> <tr> <th>BL</th><th>LEDPWMMPOL</th><th>LEDPWM pin</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>Original polarity of PWM signal</td></tr> <tr><td>1</td><td>1</td><td>Inversed polarity of PWM signal</td></tr> </tbody> </table>													BL	LEDPWMMPOL	LEDPWM pin	0	0	0	0	1	1	1	0	Original polarity of PWM signal	1	1	Inversed polarity of PWM signal
BL	LEDPWMMPOL	LEDPWM pin																										
0	0	0																										
0	1	1																										
1	0	Original polarity of PWM signal																										
1	1	Inversed polarity of PWM signal																										
LEDONPOL: This bit is used to control LEDON pin.																												
<table border="1"> <thead> <tr> <th>BL</th><th>LEDONPOL</th><th>LEDON pin</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>LEDONR</td></tr> <tr><td>1</td><td>1</td><td>Inversed LEDONR</td></tr> </tbody> </table>													BL	LEDONPOL	LEDON pin	0	0	0	0	1	1	1	0	LEDONR	1	1	Inversed LEDONR	
BL	LEDONPOL	LEDON pin																										
0	0	0																										
0	1	1																										
1	0	LEDONR																										
1	1	Inversed LEDONR																										
LEDONR: This bit is used to control LEDON pin.																												
<table border="1"> <thead> <tr> <th>LEDONR</th><th>Description</th></tr> </thead> <tbody> <tr><td>0</td><td>Low</td></tr> <tr><td>1</td><td>High</td></tr> </tbody> </table>													LEDONR	Description	0	Low	1	High										
LEDONR	Description																											
0	Low																											
1	High																											
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes			
Status	Availability																											
Normal Mode On, Idle Mode Off, Sleep Out	Yes																											
Normal Mode On, Idle Mode On, Sleep Out	Yes																											
Partial Mode On, Idle Mode Off, Sleep Out	Yes																											
Partial Mode On, Idle Mode On, Sleep Out	Yes																											
Sleep In	Yes																											
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th><th colspan="3">Default Value</th></tr> <tr> <th>LEDONR</th><th>LEDONPOL</th><th>LEDPWMMPOL</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>1'b0</td><td>1'b0</td><td>1'b0</td></tr> <tr> <td>SW Reset</td><td>No change</td><td>No change</td><td>No change</td></tr> </tbody> </table>													Status	Default Value			LEDONR	LEDONPOL	LEDPWMMPOL	Power On Sequence	1'b0	1'b0	1'b0	SW Reset	No change	No change	No change
Status	Default Value																											
	LEDONR	LEDONPOL	LEDPWMMPOL																									
Power On Sequence	1'b0	1'b0	1'b0																									
SW Reset	No change	No change	No change																									

8.3.16. Power Control 1 (C0h)

C0h	PWCTRL 1 (Power Control 1)																																																																														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																		
Command	0	1	↑	XX	1	1	0	0	0	0	0	0	C0h																																																																		
1 st Parameter	1	1	↑	XX	0	0	0						0F																																																																		
2 nd Parameter	1	1	↑	XX	0	0	0						0D																																																																		
Description	VRH1[4:0]: Sets the VREG1OUT voltage for positive gamma																																																																														
	<table border="1"> <thead> <tr> <th>VRH1[4:0]</th><th>VREG1OUT</th><th>VRH1[4:0]</th><th>VREG1OUT</th></tr> </thead> <tbody> <tr><td>5'h00</td><td>Halt (Vreg1out =Hz)</td><td>5'h10</td><td>1.20 x 3.80 = 4.56</td></tr> <tr><td>5'h01</td><td>1.20 x 3.05 = 3.66</td><td>5'h11</td><td>1.20 x 3.85 = 4.62</td></tr> <tr><td>5'h02</td><td>1.20 x 3.10 = 3.72</td><td>5'h12</td><td>1.20 x 3.90 = 4.68</td></tr> <tr><td>5'h03</td><td>1.20 x 3.15 = 3.78</td><td>5'h13</td><td>1.20 x 3.95 = 4.74</td></tr> <tr><td>5'h04</td><td>1.20 x 3.20 = 3.84</td><td>5'h14</td><td>1.20 x 4.00 = 4.80</td></tr> <tr><td>5'h05</td><td>1.20 x 3.25 = 3.90</td><td>5'h15</td><td>1.20 x 4.05 = 4.86</td></tr> <tr><td>5'h06</td><td>1.20 x 3.30 = 3.96</td><td>5'h16</td><td>1.20 x 4.10 = 4.92</td></tr> <tr><td>5'h07</td><td>1.20 x 3.35 = 4.02</td><td>5'h17</td><td>1.20 x 4.15 = 4.98</td></tr> <tr><td>5'h08</td><td>1.20 x 3.40 = 4.08</td><td>5'h18</td><td>1.20 x 4.20 = 5.04</td></tr> <tr><td>5'h09</td><td>1.20 x 3.45 = 4.14</td><td>5'h19</td><td>1.20 x 4.25 = 5.10</td></tr> <tr><td>5'h0A</td><td>1.20 x 3.50 = 4.20</td><td>5'h1A</td><td>1.20 x 4.30 = 5.16</td></tr> <tr><td>5'h0B</td><td>1.20 x 3.55 = 4.26</td><td>5'h1B</td><td>1.20 x 4.35 = 5.22</td></tr> <tr><td>5'h0C</td><td>1.20 x 3.60 = 4.32</td><td>5'h1C</td><td>1.20 x 4.40 = 5.28</td></tr> <tr><td>5'h0D</td><td>1.20 x 3.65 = 4.38</td><td>5'h1D</td><td>1.20 x 4.45 = 5.34</td></tr> <tr><td>5'h0E</td><td>1.20 x 3.70 = 4.44</td><td>5'h1E</td><td>1.20 x 4.50 = 5.40</td></tr> <tr><td>5'h0F</td><td>1.20 x 3.75 = 4.50</td><td>5'h1F</td><td>1.20 x 4.55 = 5.46</td></tr> </tbody> </table>												VRH1[4:0]	VREG1OUT	VRH1[4:0]	VREG1OUT	5'h00	Halt (Vreg1out =Hz)	5'h10	1.20 x 3.80 = 4.56	5'h01	1.20 x 3.05 = 3.66	5'h11	1.20 x 3.85 = 4.62	5'h02	1.20 x 3.10 = 3.72	5'h12	1.20 x 3.90 = 4.68	5'h03	1.20 x 3.15 = 3.78	5'h13	1.20 x 3.95 = 4.74	5'h04	1.20 x 3.20 = 3.84	5'h14	1.20 x 4.00 = 4.80	5'h05	1.20 x 3.25 = 3.90	5'h15	1.20 x 4.05 = 4.86	5'h06	1.20 x 3.30 = 3.96	5'h16	1.20 x 4.10 = 4.92	5'h07	1.20 x 3.35 = 4.02	5'h17	1.20 x 4.15 = 4.98	5'h08	1.20 x 3.40 = 4.08	5'h18	1.20 x 4.20 = 5.04	5'h09	1.20 x 3.45 = 4.14	5'h19	1.20 x 4.25 = 5.10	5'h0A	1.20 x 3.50 = 4.20	5'h1A	1.20 x 4.30 = 5.16	5'h0B	1.20 x 3.55 = 4.26	5'h1B	1.20 x 4.35 = 5.22	5'h0C	1.20 x 3.60 = 4.32	5'h1C	1.20 x 4.40 = 5.28	5'h0D	1.20 x 3.65 = 4.38	5'h1D	1.20 x 4.45 = 5.34	5'h0E	1.20 x 3.70 = 4.44	5'h1E	1.20 x 4.50 = 5.40	5'h0F	1.20 x 3.75 = 4.50	5'h1F
VRH1[4:0]	VREG1OUT	VRH1[4:0]	VREG1OUT																																																																												
5'h00	Halt (Vreg1out =Hz)	5'h10	1.20 x 3.80 = 4.56																																																																												
5'h01	1.20 x 3.05 = 3.66	5'h11	1.20 x 3.85 = 4.62																																																																												
5'h02	1.20 x 3.10 = 3.72	5'h12	1.20 x 3.90 = 4.68																																																																												
5'h03	1.20 x 3.15 = 3.78	5'h13	1.20 x 3.95 = 4.74																																																																												
5'h04	1.20 x 3.20 = 3.84	5'h14	1.20 x 4.00 = 4.80																																																																												
5'h05	1.20 x 3.25 = 3.90	5'h15	1.20 x 4.05 = 4.86																																																																												
5'h06	1.20 x 3.30 = 3.96	5'h16	1.20 x 4.10 = 4.92																																																																												
5'h07	1.20 x 3.35 = 4.02	5'h17	1.20 x 4.15 = 4.98																																																																												
5'h08	1.20 x 3.40 = 4.08	5'h18	1.20 x 4.20 = 5.04																																																																												
5'h09	1.20 x 3.45 = 4.14	5'h19	1.20 x 4.25 = 5.10																																																																												
5'h0A	1.20 x 3.50 = 4.20	5'h1A	1.20 x 4.30 = 5.16																																																																												
5'h0B	1.20 x 3.55 = 4.26	5'h1B	1.20 x 4.35 = 5.22																																																																												
5'h0C	1.20 x 3.60 = 4.32	5'h1C	1.20 x 4.40 = 5.28																																																																												
5'h0D	1.20 x 3.65 = 4.38	5'h1D	1.20 x 4.45 = 5.34																																																																												
5'h0E	1.20 x 3.70 = 4.44	5'h1E	1.20 x 4.50 = 5.40																																																																												
5'h0F	1.20 x 3.75 = 4.50	5'h1F	1.20 x 4.55 = 5.46																																																																												
VRH2[4:0]: Sets the VREG2OUT voltage for negative gamma																																																																															
<table border="1"> <thead> <tr> <th>VRH2[4:0]</th><th>VREG2OUT</th><th>VRH2[4:0]</th><th>VREG2OUT</th></tr> </thead> <tbody> <tr><td>5'h00</td><td>Halt (Vreg2out =Hz)</td><td>5'h10</td><td>-1.20 x 3.80 = -4.56</td></tr> <tr><td>5'h01</td><td>-1.20 x 3.05 = -3.66</td><td>5'h11</td><td>-1.20 x 3.85 = -4.62</td></tr> <tr><td>5'h02</td><td>-1.20 x 3.10 = -3.72</td><td>5'h12</td><td>-1.20 x 3.90 = -4.68</td></tr> <tr><td>5'h03</td><td>-1.20 x 3.15 = -3.78</td><td>5'h13</td><td>-1.20 x 3.95 = -4.74</td></tr> <tr><td>5'h04</td><td>-1.20 x 3.20 = -3.84</td><td>5'h14</td><td>-1.20 x 4.00 = -4.80</td></tr> <tr><td>5'h05</td><td>-1.20 x 3.25 = -3.90</td><td>5'h15</td><td>-1.20 x 4.05 = -4.86</td></tr> <tr><td>5'h06</td><td>-1.20 x 3.30 = -3.96</td><td>5'h16</td><td>-1.20 x 4.10 = -4.92</td></tr> <tr><td>5'h07</td><td>-1.20 x 3.35 = -4.02</td><td>5'h17</td><td>-1.20 x 4.15 = -4.98</td></tr> <tr><td>5'h08</td><td>-1.20 x 3.40 = -4.08</td><td>5'h18</td><td>-1.20 x 4.20 = -5.04</td></tr> <tr><td>5'h09</td><td>-1.20 x 3.45 = -4.14</td><td>5'h19</td><td>-1.20 x 4.25 = -5.10</td></tr> <tr><td>5'h0A</td><td>-1.20 x 3.50 = -4.20</td><td>5'h1A</td><td>-1.20 x 4.30 = -5.16</td></tr> <tr><td>5'h0B</td><td>-1.20 x 3.55 = -4.26</td><td>5'h1B</td><td>-1.20 x 4.35 = -5.22</td></tr> <tr><td>5'h0C</td><td>-1.20 x 3.60 = -4.32</td><td>5'h1C</td><td>-1.20 x 4.40 = -5.28</td></tr> <tr><td>5'h0D</td><td>-1.20 x 3.65 = -4.38</td><td>5'h1D</td><td>-1.20 x 4.45 = -5.34</td></tr> <tr><td>5'h0E</td><td>-1.20 x 3.70 = -4.44</td><td>5'h1E</td><td>-1.20 x 4.50 = -5.40</td></tr> <tr><td>5'h0F</td><td>-1.20 x 3.75 = -4.50</td><td>5'h1F</td><td>-1.20 x 4.55 = -5.46</td></tr> </tbody> </table>												VRH2[4:0]	VREG2OUT	VRH2[4:0]	VREG2OUT	5'h00	Halt (Vreg2out =Hz)	5'h10	-1.20 x 3.80 = -4.56	5'h01	-1.20 x 3.05 = -3.66	5'h11	-1.20 x 3.85 = -4.62	5'h02	-1.20 x 3.10 = -3.72	5'h12	-1.20 x 3.90 = -4.68	5'h03	-1.20 x 3.15 = -3.78	5'h13	-1.20 x 3.95 = -4.74	5'h04	-1.20 x 3.20 = -3.84	5'h14	-1.20 x 4.00 = -4.80	5'h05	-1.20 x 3.25 = -3.90	5'h15	-1.20 x 4.05 = -4.86	5'h06	-1.20 x 3.30 = -3.96	5'h16	-1.20 x 4.10 = -4.92	5'h07	-1.20 x 3.35 = -4.02	5'h17	-1.20 x 4.15 = -4.98	5'h08	-1.20 x 3.40 = -4.08	5'h18	-1.20 x 4.20 = -5.04	5'h09	-1.20 x 3.45 = -4.14	5'h19	-1.20 x 4.25 = -5.10	5'h0A	-1.20 x 3.50 = -4.20	5'h1A	-1.20 x 4.30 = -5.16	5'h0B	-1.20 x 3.55 = -4.26	5'h1B	-1.20 x 4.35 = -5.22	5'h0C	-1.20 x 3.60 = -4.32	5'h1C	-1.20 x 4.40 = -5.28	5'h0D	-1.20 x 3.65 = -4.38	5'h1D	-1.20 x 4.45 = -5.34	5'h0E	-1.20 x 3.70 = -4.44	5'h1E	-1.20 x 4.50 = -5.40	5'h0F	-1.20 x 3.75 = -4.50	5'h1F	-1.20 x 4.55 = -5.46
VRH2[4:0]	VREG2OUT	VRH2[4:0]	VREG2OUT																																																																												
5'h00	Halt (Vreg2out =Hz)	5'h10	-1.20 x 3.80 = -4.56																																																																												
5'h01	-1.20 x 3.05 = -3.66	5'h11	-1.20 x 3.85 = -4.62																																																																												
5'h02	-1.20 x 3.10 = -3.72	5'h12	-1.20 x 3.90 = -4.68																																																																												
5'h03	-1.20 x 3.15 = -3.78	5'h13	-1.20 x 3.95 = -4.74																																																																												
5'h04	-1.20 x 3.20 = -3.84	5'h14	-1.20 x 4.00 = -4.80																																																																												
5'h05	-1.20 x 3.25 = -3.90	5'h15	-1.20 x 4.05 = -4.86																																																																												
5'h06	-1.20 x 3.30 = -3.96	5'h16	-1.20 x 4.10 = -4.92																																																																												
5'h07	-1.20 x 3.35 = -4.02	5'h17	-1.20 x 4.15 = -4.98																																																																												
5'h08	-1.20 x 3.40 = -4.08	5'h18	-1.20 x 4.20 = -5.04																																																																												
5'h09	-1.20 x 3.45 = -4.14	5'h19	-1.20 x 4.25 = -5.10																																																																												
5'h0A	-1.20 x 3.50 = -4.20	5'h1A	-1.20 x 4.30 = -5.16																																																																												
5'h0B	-1.20 x 3.55 = -4.26	5'h1B	-1.20 x 4.35 = -5.22																																																																												
5'h0C	-1.20 x 3.60 = -4.32	5'h1C	-1.20 x 4.40 = -5.28																																																																												
5'h0D	-1.20 x 3.65 = -4.38	5'h1D	-1.20 x 4.45 = -5.34																																																																												
5'h0E	-1.20 x 3.70 = -4.44	5'h1E	-1.20 x 4.50 = -5.40																																																																												
5'h0F	-1.20 x 3.75 = -4.50	5'h1F	-1.20 x 4.55 = -5.46																																																																												

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Restriction	EXTC should be high to enable this command														
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Normal Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Sleep IN</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	Sleep IN	Yes	
Status	Availability														
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes														
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes														
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes														
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes														
Sleep IN	Yes														
<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>VRH1 [4:0]</th> <th>VRH2 [4:0]</th> </tr> </thead> <tbody> <tr> <td>Power ON Sequence</td> <td>5'b01110</td> <td>5'b01110</td> </tr> <tr> <td>SW Reset</td> <td>5'b01110</td> <td>5'b01110</td> </tr> <tr> <td>HW Reset</td> <td>5'b01110</td> <td>5'b01110</td> </tr> </tbody> </table>		Status	Default Value		VRH1 [4:0]	VRH2 [4:0]	Power ON Sequence	5'b01110	5'b01110	SW Reset	5'b01110	5'b01110	HW Reset	5'b01110	5'b01110
Status	Default Value														
	VRH1 [4:0]	VRH2 [4:0]													
Power ON Sequence	5'b01110	5'b01110													
SW Reset	5'b01110	5'b01110													
HW Reset	5'b01110	5'b01110													

8.3.17. Power Control 2 (C1h)

C1h	PWCTRL 2 (Power Control 2)																																																
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																				
Command	0	1	↑	XX	1	1	0	0	0	0	0	1	C1h																																				
Parameter	1	1	↑	XX	0	VC[2:0]			0	BT [2:0]			00																																				
BT [3:0]: Sets the factor used in the step-up circuits. Select the optimal step-up factor for the operating voltage. To reduce power consumption, set a smaller factor.	<table border="1"> <tr><th colspan="3">BT [2:0]</th></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	BT [2:0]			0	0	0	0	0				1	0	1	0	0	1	1	1	0	0	1	0	1	1	1	0	1	1	1	DDVDH	DDVDL	VCL	VGH	VGL	<table border="1"> <tr><td>-VCI1 x 5</td></tr> <tr><td>-VCI1 x 4</td></tr> <tr><td>Inhibit</td></tr> <tr><td>-VCI1 x 5</td></tr> <tr><td>-VCI1 x 4</td></tr> <tr><td>-VCI1 x 3</td></tr> <tr><td>-VCI1 x 4</td></tr> <tr><td>-VCI1 x 3</td></tr> </table>								-VCI1 x 5	-VCI1 x 4	Inhibit	-VCI1 x 5	-VCI1 x 4
BT [2:0]																																																	
0	0	0																																															
0	0	1																																															
0	1	0																																															
0	1	1																																															
1	0	0																																															
1	0	1																																															
1	1	0																																															
1	1	1																																															
-VCI1 x 5																																																	
-VCI1 x 4																																																	
Inhibit																																																	
-VCI1 x 5																																																	
-VCI1 x 4																																																	
-VCI1 x 3																																																	
-VCI1 x 4																																																	
-VCI1 x 3																																																	
<table border="1"> <tr><th colspan="3">VC [3:0]</th></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>													VC [3:0]			0	0	0	0	0	1	0	1	0	0	1	1	1	0	0	1	0	1	1	1	0	1	1	1										
VC [3:0]																																																	
0	0	0																																															
0	0	1																																															
0	1	0																																															
0	1	1																																															
1	0	0																																															
1	0	1																																															
1	1	0																																															
1	1	1																																															
<table border="1"> <tr><td>VCI1 x 2</td></tr> <tr><td>-(VCI1-VCL)</td></tr> </table>													VCI1 x 2	-(VCI1-VCL)																																			
VCI1 x 2																																																	
-(VCI1-VCL)																																																	
<table border="1"> <tr><td>-VCI1</td></tr> </table>													-VCI1																																				
-VCI1																																																	
<table border="1"> <tr><td>VCI1 x 6</td></tr> </table>													VCI1 x 6																																				
VCI1 x 6																																																	
<table border="1"> <tr><td>Inhibit</td></tr> </table>													Inhibit																																				
Inhibit																																																	
<table border="1"> <tr><td>VCI1 x 5</td></tr> </table>													VCI1 x 5																																				
VCI1 x 5																																																	
<table border="1"> <tr><td>VCI1 x 5</td></tr> </table>													VCI1 x 5																																				
VCI1 x 5																																																	
<table border="1"> <tr><td>VCI1 x 4</td></tr> </table>													VCI1 x 4																																				
VCI1 x 4																																																	
<table border="1"> <tr><td>VCI1 x 4</td></tr> </table>													VCI1 x 4																																				
VCI1 x 4																																																	
<table border="1"> <tr><td>VCI1 x 3</td></tr> </table>													VCI1 x 3																																				
VCI1 x 3																																																	
<table border="1"> <tr><td>VCI1 x 3</td></tr> </table>													VCI1 x 3																																				
VCI1 x 3																																																	
Description	<p><i>Note 1:</i> Make sure that DDVDH setting restriction: DDVDH \leq 6.0 V.</p> <p><i>2:</i> Make sure that VGH and VGL setting restriction: VGH -VGL \leq 32 V.</p> <p>VC [3:0]: Sets VCI1 regulator voltage.</p> <table border="1"> <tr><th>VC [3:0]</th><th>VCI1 Voltage</th></tr> <tr><td>0 0 0</td><td>External VCI</td></tr> <tr><td>0 0 1</td><td>3.1V</td></tr> <tr><td>0 1 0</td><td>3.0V</td></tr> <tr><td>0 1 1</td><td>2.9V</td></tr> <tr><td>1 0 0</td><td>2.8V</td></tr> <tr><td>1 0 1</td><td>2.7V</td></tr> <tr><td>1 1 0</td><td>2.6V</td></tr> <tr><td>1 1 1</td><td>2.5V</td></tr> </table> <p><i>Note:</i> Do not set any higher VCI1 level than VCI - 0.2V.</p>													VC [3:0]	VCI1 Voltage	0 0 0	External VCI	0 0 1	3.1V	0 1 0	3.0V	0 1 1	2.9V	1 0 0	2.8V	1 0 1	2.7V	1 1 0	2.6V	1 1 1	2.5V																		
VC [3:0]	VCI1 Voltage																																																
0 0 0	External VCI																																																
0 0 1	3.1V																																																
0 1 0	3.0V																																																
0 1 1	2.9V																																																
1 0 0	2.8V																																																
1 0 1	2.7V																																																
1 1 0	2.6V																																																
1 1 1	2.5V																																																
Restriction	EXTC should be high to enable this command																																																
Register Availability	<table border="1"> <tr><th>Status</th><th>Availability</th></tr> <tr><td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td><td>Yes</td></tr> <tr><td>Normal Mode ON, Idle Mode ON, Sleep OUT</td><td>Yes</td></tr> <tr><td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td><td>Yes</td></tr> <tr><td>Partial Mode ON, Idle Mode ON, Sleep OUT</td><td>Yes</td></tr> <tr><td>Sleep IN</td><td>Yes</td></tr> </table>													Status	Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	Sleep IN	Yes																								
Status	Availability																																																
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes																																																
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes																																																
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes																																																
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes																																																
Sleep IN	Yes																																																
Default	<table border="1"> <tr><th rowspan="2">Status</th><th colspan="2">Default Value</th></tr> <tr><th>VC[2:0]</th><th>BT [2:0]</th></tr> <tr><td>Power ON Sequence</td><td>3'b110</td><td>3'b011</td></tr> <tr><td>SW Reset</td><td>3'b110</td><td>3'b011</td></tr> <tr><td>HW Reset</td><td>3'b110</td><td>3'b011</td></tr> </table>													Status	Default Value		VC[2:0]	BT [2:0]	Power ON Sequence	3'b110	3'b011	SW Reset	3'b110	3'b011	HW Reset	3'b110	3'b011																						
Status	Default Value																																																
	VC[2:0]	BT [2:0]																																															
Power ON Sequence	3'b110	3'b011																																															
SW Reset	3'b110	3'b011																																															
HW Reset	3'b110	3'b011																																															

8.3.18. Power Control 3 (For Normal Mode) (C2h)

C2h	PWCTRL 3 (Power Control 3)																																																																																																																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																																																												
Command	0	1	↑	XX	1	1	0	0	0	0	1	0	C2h																																																																																																												
Parameter	1	1	↑	XX	1	DCA1 [2:0]			0	DCA0 [2:0]			B2																																																																																																												
Description	<p>DCA0 [2:0]: Selects the operating frequency of the step-up circuit 1/5 for Normal mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumption. Adjust the frequency taking the trade-off between the display quality and the current consumption into account.</p> <p>DCA1 [2:0]: Selects the operating frequency of the step-up circuit 2/3 for Normal mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumption. Adjust the frequency taking the trade-off between the display quality and the current consumption into account</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th colspan="3">DCA0 [2:0]</th> <th colspan="3">Step-up cycle for step-up circuit 1/5</th> <th colspan="3">DCA1 [2:0]</th> <th colspan="3">Step-up cycle for step-up circuit 2/3</th> </tr> <tr> <td>0</td><td>0</td><td>0</td> <td></td><td>1/16 H</td> <td></td> <td>0</td><td>0</td><td>0</td> <td></td><td>Inhibit</td> <td></td> </tr> <tr> <td>0</td><td>0</td><td>1</td> <td></td><td>1/8 H</td> <td></td> <td>0</td><td>0</td><td>1</td> <td></td><td>1/8 H</td> <td></td> </tr> <tr> <td>0</td><td>1</td><td>0</td> <td></td><td>1/4 H</td> <td></td> <td>0</td><td>1</td><td>0</td> <td></td><td>1/4 H</td> <td></td> </tr> <tr> <td>0</td><td>1</td><td>1</td> <td></td><td>1/2 H</td> <td></td> <td>0</td><td>1</td><td>1</td> <td></td><td>1/2 H</td> <td></td> </tr> <tr> <td>1</td><td>0</td><td>0</td> <td></td><td>1 H</td> <td></td> <td>1</td><td>0</td><td>0</td> <td></td><td>1 H</td> <td></td> </tr> <tr> <td>1</td><td>0</td><td>1</td> <td></td><td>2 H</td> <td></td> <td>1</td><td>0</td><td>1</td> <td></td><td>Inhibit</td> <td></td> </tr> <tr> <td>1</td><td>1</td><td>0</td> <td></td><td>4 H</td> <td></td> <td>1</td><td>1</td><td>0</td> <td></td><td>Inhibit</td> <td></td> </tr> <tr> <td>1</td><td>1</td><td>1</td> <td></td><td>8 H</td> <td></td> <td>1</td><td>1</td><td>1</td> <td></td><td>Inhibit</td> <td></td> </tr> </table>													DCA0 [2:0]			Step-up cycle for step-up circuit 1/5			DCA1 [2:0]			Step-up cycle for step-up circuit 2/3			0	0	0		1/16 H		0	0	0		Inhibit		0	0	1		1/8 H		0	0	1		1/8 H		0	1	0		1/4 H		0	1	0		1/4 H		0	1	1		1/2 H		0	1	1		1/2 H		1	0	0		1 H		1	0	0		1 H		1	0	1		2 H		1	0	1		Inhibit		1	1	0		4 H		1	1	0		Inhibit		1	1	1		8 H		1	1	1		Inhibit	
DCA0 [2:0]			Step-up cycle for step-up circuit 1/5			DCA1 [2:0]			Step-up cycle for step-up circuit 2/3																																																																																																																
0	0	0		1/16 H		0	0	0		Inhibit																																																																																																															
0	0	1		1/8 H		0	0	1		1/8 H																																																																																																															
0	1	0		1/4 H		0	1	0		1/4 H																																																																																																															
0	1	1		1/2 H		0	1	1		1/2 H																																																																																																															
1	0	0		1 H		1	0	0		1 H																																																																																																															
1	0	1		2 H		1	0	1		Inhibit																																																																																																															
1	1	0		4 H		1	1	0		Inhibit																																																																																																															
1	1	1		8 H		1	1	1		Inhibit																																																																																																															
Restriction	EXTC should be high to enable this command																																																																																																																								
Register Availability	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="3">Status</th> <th colspan="2">Availability</th> </tr> </thead> <tbody> <tr> <td colspan="3">Normal Mode ON, Idle Mode OFF, Sleep OUT</td> <td colspan="2">Yes</td> </tr> <tr> <td colspan="3">Normal Mode ON, Idle Mode ON, Sleep OUT</td> <td colspan="2">Yes</td> </tr> <tr> <td colspan="3">Partial Mode ON, Idle Mode OFF, Sleep OUT</td> <td colspan="2">Yes</td> </tr> <tr> <td colspan="3">Partial Mode ON, Idle Mode ON, Sleep OUT</td> <td colspan="2">Yes</td> </tr> <tr> <td colspan="3">Sleep IN</td> <td colspan="2">Yes</td> </tr> </tbody> </table>											Status			Availability		Normal Mode ON, Idle Mode OFF, Sleep OUT			Yes		Normal Mode ON, Idle Mode ON, Sleep OUT			Yes		Partial Mode ON, Idle Mode OFF, Sleep OUT			Yes		Partial Mode ON, Idle Mode ON, Sleep OUT			Yes		Sleep IN			Yes																																																																																	
Status			Availability																																																																																																																						
Normal Mode ON, Idle Mode OFF, Sleep OUT			Yes																																																																																																																						
Normal Mode ON, Idle Mode ON, Sleep OUT			Yes																																																																																																																						
Partial Mode ON, Idle Mode OFF, Sleep OUT			Yes																																																																																																																						
Partial Mode ON, Idle Mode ON, Sleep OUT			Yes																																																																																																																						
Sleep IN			Yes																																																																																																																						
Default	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>DCA0 [2:0]</th> <th>DCA1 [2:0]</th> </tr> </thead> <tbody> <tr> <td>Power ON Sequence</td> <td>3'b010</td> <td>3'b011</td> </tr> <tr> <td>SW Reset</td> <td>3'b010</td> <td>3'b011</td> </tr> <tr> <td>HW Reset</td> <td>3'b010</td> <td>3'b011</td> </tr> </tbody> </table>													Status	Default Value		DCA0 [2:0]	DCA1 [2:0]	Power ON Sequence	3'b010	3'b011	SW Reset	3'b010	3'b011	HW Reset	3'b010	3'b011																																																																																														
Status	Default Value																																																																																																																								
	DCA0 [2:0]	DCA1 [2:0]																																																																																																																							
Power ON Sequence	3'b010	3'b011																																																																																																																							
SW Reset	3'b010	3'b011																																																																																																																							
HW Reset	3'b010	3'b011																																																																																																																							

8.3.19. Power Control 4 (For Idle Mode) (C3h)

C3h	PWCTRL 4 (Power Control 4)																																				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																								
Command	0	1	↑	XX	1	1	0	0	0	0	1	1	C3h																								
Parameter	1	1	↑	XX	1	DCB1 [2:0]			0	DCB0 [2:0]			B2																								
Description	<p>DCB0 [2:0]: Selects the operating frequency of the step-up circuit 1/5 for Idle mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumption. Adjust the frequency taking the trade-off between the display quality and the current consumption into account.</p> <p>DCB1 [2:0]: Selects the operating frequency of the step-up circuit 2/3 for Idle mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumption. Adjust the frequency taking the trade-off between the display quality and the current consumption into account.</p>																																				
Restriction	EXTC should be high to enable this command																																				
Register Availability	<table border="1"> <thead> <tr> <th colspan="3">Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td colspan="3">Normal Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td colspan="3">Normal Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td colspan="3">Partial Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td colspan="3">Partial Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td colspan="3">Sleep IN</td> <td>Yes</td> </tr> </tbody> </table>													Status			Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT			Yes	Normal Mode ON, Idle Mode ON, Sleep OUT			Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT			Yes	Partial Mode ON, Idle Mode ON, Sleep OUT			Yes	Sleep IN			Yes
Status			Availability																																		
Normal Mode ON, Idle Mode OFF, Sleep OUT			Yes																																		
Normal Mode ON, Idle Mode ON, Sleep OUT			Yes																																		
Partial Mode ON, Idle Mode OFF, Sleep OUT			Yes																																		
Partial Mode ON, Idle Mode ON, Sleep OUT			Yes																																		
Sleep IN			Yes																																		
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>DCB0 [2:0]</th> <th>DCB1 [2:0]</th> </tr> </thead> <tbody> <tr> <td>Power ON Sequence</td> <td>3'b010</td> <td>3'b011</td> </tr> <tr> <td>SW Reset</td> <td>3'b010</td> <td>3'b011</td> </tr> <tr> <td>H/W Reset</td> <td>3'b010</td> <td>3'b011</td> </tr> </tbody> </table>														Status	Default Value		DCB0 [2:0]	DCB1 [2:0]	Power ON Sequence	3'b010	3'b011	SW Reset	3'b010	3'b011	H/W Reset	3'b010	3'b011									
Status	Default Value																																				
	DCB0 [2:0]	DCB1 [2:0]																																			
Power ON Sequence	3'b010	3'b011																																			
SW Reset	3'b010	3'b011																																			
H/W Reset	3'b010	3'b011																																			

8.3.20. Power Control 5 (For Partial Mode) (C4h)

C4h	PWCTRL 5 (Power Control 5)																																																				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																								
Command	0	1	↑	XX	1	1	0	0	0	1	0	0	C4h																																								
Parameter	1	1	↑	XX	1	DCC1 [2:0]			0	DCC0 [2:0]			B2																																								
Description	<p>DCC0 [2:0]: Selects the operating frequency of the step-up circuit 1/5 for Partial mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumption. Adjust the frequency taking the trade-off between the display quality and the current consumption into account.</p> <p>DCC1 [2:0]: Selects the operating frequency of the step-up circuit 2/3 for Partial mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumption. Adjust the frequency taking the trade-off between the display quality and the current consumption into account.</p>																																																				
	<table border="1"> <tr> <th>DCC0 [2:0]</th> <th>Step-up cycle for step-up circuit 1/5</th> </tr> <tr> <td>0 0 0</td> <td>1/16 H</td> </tr> <tr> <td>0 0 1</td> <td>1/8 H</td> </tr> <tr> <td>0 1 0</td> <td>1/4 H</td> </tr> <tr> <td>0 1 1</td> <td>1/2 H</td> </tr> <tr> <td>1 0 0</td> <td>1 H</td> </tr> <tr> <td>1 0 1</td> <td>2 H</td> </tr> <tr> <td>1 1 0</td> <td>4 H</td> </tr> <tr> <td>1 1 1</td> <td>8 H</td> </tr> </table>								DCC0 [2:0]				Step-up cycle for step-up circuit 1/5	0 0 0	1/16 H	0 0 1	1/8 H	0 1 0	1/4 H	0 1 1	1/2 H	1 0 0	1 H	1 0 1	2 H	1 1 0	4 H	1 1 1	8 H	<table border="1"> <tr> <th>DCC1 [2:0]</th> <th>Step-up cycle for step-up circuit 2/3/4</th> </tr> <tr> <td>0 0 0</td> <td>1/16 H</td> </tr> <tr> <td>0 0 1</td> <td>1/8 H</td> </tr> <tr> <td>0 1 0</td> <td>1/4 H</td> </tr> <tr> <td>0 1 1</td> <td>1/2 H</td> </tr> <tr> <td>1 0 0</td> <td>1 H</td> </tr> <tr> <td>1 0 1</td> <td>Inhibit</td> </tr> <tr> <td>1 1 0</td> <td>Inhibit</td> </tr> <tr> <td>1 1 1</td> <td>Inhibit</td> </tr> </table>									DCC1 [2:0]	Step-up cycle for step-up circuit 2/3/4	0 0 0	1/16 H	0 0 1	1/8 H	0 1 0	1/4 H	0 1 1	1/2 H	1 0 0	1 H	1 0 1	Inhibit	1 1 0
DCC0 [2:0]	Step-up cycle for step-up circuit 1/5																																																				
0 0 0	1/16 H																																																				
0 0 1	1/8 H																																																				
0 1 0	1/4 H																																																				
0 1 1	1/2 H																																																				
1 0 0	1 H																																																				
1 0 1	2 H																																																				
1 1 0	4 H																																																				
1 1 1	8 H																																																				
DCC1 [2:0]	Step-up cycle for step-up circuit 2/3/4																																																				
0 0 0	1/16 H																																																				
0 0 1	1/8 H																																																				
0 1 0	1/4 H																																																				
0 1 1	1/2 H																																																				
1 0 0	1 H																																																				
1 0 1	Inhibit																																																				
1 1 0	Inhibit																																																				
1 1 1	Inhibit																																																				
Restriction	EXTC should be high to enable this command																																																				
Register Availability	<table border="1"> <tr> <th colspan="3">Status</th> <th>Availability</th> </tr> <tr> <td colspan="3">Normal Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td colspan="3">Normal Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td colspan="3">Partial Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td colspan="3">Partial Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td colspan="3">Sleep IN</td> <td>Yes</td> </tr> </table>													Status			Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT			Yes	Normal Mode ON, Idle Mode ON, Sleep OUT			Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT			Yes	Partial Mode ON, Idle Mode ON, Sleep OUT			Yes	Sleep IN			Yes																
Status			Availability																																																		
Normal Mode ON, Idle Mode OFF, Sleep OUT			Yes																																																		
Normal Mode ON, Idle Mode ON, Sleep OUT			Yes																																																		
Partial Mode ON, Idle Mode OFF, Sleep OUT			Yes																																																		
Partial Mode ON, Idle Mode ON, Sleep OUT			Yes																																																		
Sleep IN			Yes																																																		
Default	<table border="1"> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>DCC0 [2:0]</th> <th>DCC1 [2:0]</th> </tr> <tr> <td>Power ON Sequence</td> <td>3'b010</td> <td>3'b011</td> </tr> <tr> <td>SW Reset</td> <td>3'b010</td> <td>3'b011</td> </tr> <tr> <td>HW Reset</td> <td>3'b010</td> <td>3'b011</td> </tr> </table>														Status	Default Value		DCC0 [2:0]	DCC1 [2:0]	Power ON Sequence	3'b010	3'b011	SW Reset	3'b010	3'b011	HW Reset	3'b010	3'b011																									
Status	Default Value																																																				
	DCC0 [2:0]	DCC1 [2:0]																																																			
Power ON Sequence	3'b010	3'b011																																																			
SW Reset	3'b010	3'b011																																																			
HW Reset	3'b010	3'b011																																																			

8.3.21. VCOM Control 1(C5h)

C5h	VMCTRL1 (VCOM Control 1)																																																																																																																																																																																																																																																																																				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																																																																																																																																																																																																																								
Command	0	1	↑	XX	1	1	0	0	0	1	0	1	C5h																																																																																																																																																																																																																																																																								
1 st Parameter	1	1	↑	XX	nVM	VCM[6:0]							40																																																																																																																																																																																																																																																																								
Description	nVM : Selection the VCM setting. 0 : NV Memory selected for VCM setting 1 : Register C5h for VCM setting																																																																																																																																																																																																																																																																																				
	VCM [6:0] is used to set factor to generate VCOM voltage from the reference voltage VREG2OUT. <table border="1"> <thead> <tr> <th>VCM[6:0]</th><th>VCOM</th><th>VCM[6:0]</th><th>VCOM</th><th>VCM[6:0]</th><th>VCOM</th><th>VCM[6:0]</th><th>VCOM</th> </tr> </thead> <tbody> <tr><td>00h</td><td>Inhibit</td><td>20h</td><td>VREG2OUT*0.439</td><td>40h</td><td>VREG2OUT*0.325</td><td>60h</td><td>VREG2OUT*0.211</td></tr> <tr><td>01h</td><td>VREG2OUT*0.550</td><td>21h</td><td>VREG2OUT*0.436</td><td>41h</td><td>VREG2OUT*0.322</td><td>61h</td><td>VREG2OUT*0.208</td></tr> <tr><td>02h</td><td>VREG2OUT*0.546</td><td>22h</td><td>VREG2OUT*0.432</td><td>42h</td><td>VREG2OUT*0.318</td><td>62h</td><td>VREG2OUT*0.204</td></tr> <tr><td>03h</td><td>VREG2OUT*0.543</td><td>23h</td><td>VREG2OUT*0.429</td><td>43h</td><td>VREG2OUT*0.315</td><td>63h</td><td>VREG2OUT*0.201</td></tr> <tr><td>04h</td><td>VREG2OUT*0.539</td><td>24h</td><td>VREG2OUT*0.425</td><td>44h</td><td>VREG2OUT*0.311</td><td>64h</td><td>VREG2OUT*0.197</td></tr> <tr><td>05h</td><td>VREG2OUT*0.536</td><td>25h</td><td>VREG2OUT*0.421</td><td>45h</td><td>VREG2OUT*0.307</td><td>65h</td><td>VREG2OUT*0.193</td></tr> <tr><td>06h</td><td>VREG2OUT*0.532</td><td>26h</td><td>VREG2OUT*0.418</td><td>46h</td><td>VREG2OUT*0.304</td><td>66h</td><td>VREG2OUT*0.190</td></tr> <tr><td>07h</td><td>VREG2OUT*0.528</td><td>27h</td><td>VREG2OUT*0.414</td><td>47h</td><td>VREG2OUT*0.300</td><td>67h</td><td>VREG2OUT*0.186</td></tr> <tr><td>08h</td><td>VREG2OUT*0.525</td><td>28h</td><td>VREG2OUT*0.411</td><td>48h</td><td>VREG2OUT*0.297</td><td>68h</td><td>VREG2OUT*0.183</td></tr> <tr><td>09h</td><td>VREG2OUT*0.521</td><td>29h</td><td>VREG2OUT*0.407</td><td>49h</td><td>VREG2OUT*0.293</td><td>69h</td><td>VREG2OUT*0.179</td></tr> <tr><td>0Ah</td><td>VREG2OUT*0.518</td><td>2Ah</td><td>VREG2OUT*0.404</td><td>4Ah</td><td>VREG2OUT*0.290</td><td>6Ah</td><td>VREG2OUT*0.176</td></tr> <tr><td>0Bh</td><td>VREG2OUT*0.514</td><td>2Bh</td><td>VREG2OUT*0.400</td><td>4Bh</td><td>VREG2OUT*0.286</td><td>6Bh</td><td>VREG2OUT*0.172</td></tr> <tr><td>0Ch</td><td>VREG2OUT*0.511</td><td>2Ch</td><td>VREG2OUT*0.397</td><td>4Ch</td><td>VREG2OUT*0.282</td><td>6Ch</td><td>VREG2OUT*0.168</td></tr> <tr><td>0Dh</td><td>VREG2OUT*0.507</td><td>2Dh</td><td>VREG2OUT*0.393</td><td>4Dh</td><td>VREG2OUT*0.279</td><td>6Dh</td><td>VREG2OUT*0.165</td></tr> <tr><td>0Eh</td><td>VREG2OUT*0.504</td><td>2Eh</td><td>VREG2OUT*0.389</td><td>4Eh</td><td>VREG2OUT*0.275</td><td>6Eh</td><td>VREG2OUT*0.161</td></tr> <tr><td>0Fh</td><td>VREG2OUT*0.500</td><td>2Fh</td><td>VREG2OUT*0.386</td><td>4Fh</td><td>VREG2OUT*0.272</td><td>6Fh</td><td>VREG2OUT*0.158</td></tr> <tr><td>10h</td><td>VREG2OUT*0.496</td><td>30h</td><td>VREG2OUT*0.382</td><td>50h</td><td>VREG2OUT*0.268</td><td>70h</td><td>VREG2OUT*0.154</td></tr> <tr><td>11h</td><td>VREG2OUT*0.493</td><td>31h</td><td>VREG2OUT*0.379</td><td>51h</td><td>VREG2OUT*0.265</td><td>71h</td><td>VREG2OUT*0.151</td></tr> <tr><td>12h</td><td>VREG2OUT*0.489</td><td>32h</td><td>VREG2OUT*0.375</td><td>52h</td><td>VREG2OUT*0.261</td><td>72h</td><td>VREG2OUT*0.147</td></tr> <tr><td>13h</td><td>VREG2OUT*0.486</td><td>33h</td><td>VREG2OUT*0.372</td><td>53h</td><td>VREG2OUT*0.258</td><td>73h</td><td>VREG2OUT*0.143</td></tr> <tr><td>14h</td><td>VREG2OUT*0.482</td><td>34h</td><td>VREG2OUT*0.368</td><td>54h</td><td>VREG2OUT*0.254</td><td>74h</td><td>VREG2OUT*0.140</td></tr> <tr><td>15h</td><td>VREG2OUT*0.479</td><td>35h</td><td>VREG2OUT*0.364</td><td>55h</td><td>VREG2OUT*0.250</td><td>75h</td><td>VREG2OUT*0.136</td></tr> <tr><td>16h</td><td>VREG2OUT*0.475</td><td>36h</td><td>VREG2OUT*0.361</td><td>56h</td><td>VREG2OUT*0.247</td><td>76h</td><td>VREG2OUT*0.133</td></tr> <tr><td>17h</td><td>VREG2OUT*0.471</td><td>37h</td><td>VREG2OUT*0.357</td><td>57h</td><td>VREG2OUT*0.243</td><td>77h</td><td>VREG2OUT*0.129</td></tr> <tr><td>18h</td><td>VREG2OUT*0.468</td><td>38h</td><td>VREG2OUT*0.354</td><td>58h</td><td>VREG2OUT*0.240</td><td>78h</td><td>VREG2OUT*0.126</td></tr> <tr><td>19h</td><td>VREG2OUT*0.464</td><td>39h</td><td>VREG2OUT*0.350</td><td>59h</td><td>VREG2OUT*0.236</td><td>79h</td><td>VREG2OUT*0.122</td></tr> <tr><td>1Ah</td><td>VREG2OUT*0.461</td><td>3Ah</td><td>VREG2OUT*0.347</td><td>5Ah</td><td>VREG2OUT*0.233</td><td>7Ah</td><td>VREG2OUT*0.119</td></tr> <tr><td>1Bh</td><td>VREG2OUT*0.457</td><td>3Bh</td><td>VREG2OUT*0.343</td><td>5Bh</td><td>VREG2OUT*0.229</td><td>7Bh</td><td>VREG2OUT*0.115</td></tr> <tr><td>1Ch</td><td>VREG2OUT*0.454</td><td>3Ch</td><td>VREG2OUT*0.340</td><td>5Ch</td><td>VREG2OUT*0.225</td><td>7Ch</td><td>VREG2OUT*0.111</td></tr> <tr><td>1Dh</td><td>VREG2OUT*0.450</td><td>3Dh</td><td>VREG2OUT*0.336</td><td>5Dh</td><td>VREG2OUT*0.222</td><td>7Dh</td><td>VREG2OUT*0.108</td></tr> <tr><td>1Eh</td><td>VREG2OUT*0.446</td><td>3Eh</td><td>VREG2OUT*0.332</td><td>5Eh</td><td>VREG2OUT*0.218</td><td>7Eh</td><td>VREG2OUT*0.104</td></tr> <tr><td>1Fh</td><td>VREG2OUT*0.443</td><td>3Fh</td><td>VREG2OUT*0.329</td><td>5Fh</td><td>VREG2OUT*0.215</td><td>7Fh</td><td>Inhibit</td></tr> </tbody> </table>														VCM[6:0]	VCOM	VCM[6:0]	VCOM	VCM[6:0]	VCOM	VCM[6:0]	VCOM	00h	Inhibit	20h	VREG2OUT*0.439	40h	VREG2OUT*0.325	60h	VREG2OUT*0.211	01h	VREG2OUT*0.550	21h	VREG2OUT*0.436	41h	VREG2OUT*0.322	61h	VREG2OUT*0.208	02h	VREG2OUT*0.546	22h	VREG2OUT*0.432	42h	VREG2OUT*0.318	62h	VREG2OUT*0.204	03h	VREG2OUT*0.543	23h	VREG2OUT*0.429	43h	VREG2OUT*0.315	63h	VREG2OUT*0.201	04h	VREG2OUT*0.539	24h	VREG2OUT*0.425	44h	VREG2OUT*0.311	64h	VREG2OUT*0.197	05h	VREG2OUT*0.536	25h	VREG2OUT*0.421	45h	VREG2OUT*0.307	65h	VREG2OUT*0.193	06h	VREG2OUT*0.532	26h	VREG2OUT*0.418	46h	VREG2OUT*0.304	66h	VREG2OUT*0.190	07h	VREG2OUT*0.528	27h	VREG2OUT*0.414	47h	VREG2OUT*0.300	67h	VREG2OUT*0.186	08h	VREG2OUT*0.525	28h	VREG2OUT*0.411	48h	VREG2OUT*0.297	68h	VREG2OUT*0.183	09h	VREG2OUT*0.521	29h	VREG2OUT*0.407	49h	VREG2OUT*0.293	69h	VREG2OUT*0.179	0Ah	VREG2OUT*0.518	2Ah	VREG2OUT*0.404	4Ah	VREG2OUT*0.290	6Ah	VREG2OUT*0.176	0Bh	VREG2OUT*0.514	2Bh	VREG2OUT*0.400	4Bh	VREG2OUT*0.286	6Bh	VREG2OUT*0.172	0Ch	VREG2OUT*0.511	2Ch	VREG2OUT*0.397	4Ch	VREG2OUT*0.282	6Ch	VREG2OUT*0.168	0Dh	VREG2OUT*0.507	2Dh	VREG2OUT*0.393	4Dh	VREG2OUT*0.279	6Dh	VREG2OUT*0.165	0Eh	VREG2OUT*0.504	2Eh	VREG2OUT*0.389	4Eh	VREG2OUT*0.275	6Eh	VREG2OUT*0.161	0Fh	VREG2OUT*0.500	2Fh	VREG2OUT*0.386	4Fh	VREG2OUT*0.272	6Fh	VREG2OUT*0.158	10h	VREG2OUT*0.496	30h	VREG2OUT*0.382	50h	VREG2OUT*0.268	70h	VREG2OUT*0.154	11h	VREG2OUT*0.493	31h	VREG2OUT*0.379	51h	VREG2OUT*0.265	71h	VREG2OUT*0.151	12h	VREG2OUT*0.489	32h	VREG2OUT*0.375	52h	VREG2OUT*0.261	72h	VREG2OUT*0.147	13h	VREG2OUT*0.486	33h	VREG2OUT*0.372	53h	VREG2OUT*0.258	73h	VREG2OUT*0.143	14h	VREG2OUT*0.482	34h	VREG2OUT*0.368	54h	VREG2OUT*0.254	74h	VREG2OUT*0.140	15h	VREG2OUT*0.479	35h	VREG2OUT*0.364	55h	VREG2OUT*0.250	75h	VREG2OUT*0.136	16h	VREG2OUT*0.475	36h	VREG2OUT*0.361	56h	VREG2OUT*0.247	76h	VREG2OUT*0.133	17h	VREG2OUT*0.471	37h	VREG2OUT*0.357	57h	VREG2OUT*0.243	77h	VREG2OUT*0.129	18h	VREG2OUT*0.468	38h	VREG2OUT*0.354	58h	VREG2OUT*0.240	78h	VREG2OUT*0.126	19h	VREG2OUT*0.464	39h	VREG2OUT*0.350	59h	VREG2OUT*0.236	79h	VREG2OUT*0.122	1Ah	VREG2OUT*0.461	3Ah	VREG2OUT*0.347	5Ah	VREG2OUT*0.233	7Ah	VREG2OUT*0.119	1Bh	VREG2OUT*0.457	3Bh	VREG2OUT*0.343	5Bh	VREG2OUT*0.229	7Bh	VREG2OUT*0.115	1Ch	VREG2OUT*0.454	3Ch	VREG2OUT*0.340	5Ch	VREG2OUT*0.225	7Ch	VREG2OUT*0.111	1Dh	VREG2OUT*0.450	3Dh	VREG2OUT*0.336	5Dh	VREG2OUT*0.222	7Dh	VREG2OUT*0.108	1Eh	VREG2OUT*0.446	3Eh	VREG2OUT*0.332	5Eh	VREG2OUT*0.218	7Eh	VREG2OUT*0.104	1Fh	VREG2OUT*0.443	3Fh	VREG2OUT*0.329	5Fh	VREG2OUT*0.215	7Fh
VCM[6:0]	VCOM	VCM[6:0]	VCOM	VCM[6:0]	VCOM	VCM[6:0]	VCOM																																																																																																																																																																																																																																																																														
00h	Inhibit	20h	VREG2OUT*0.439	40h	VREG2OUT*0.325	60h	VREG2OUT*0.211																																																																																																																																																																																																																																																																														
01h	VREG2OUT*0.550	21h	VREG2OUT*0.436	41h	VREG2OUT*0.322	61h	VREG2OUT*0.208																																																																																																																																																																																																																																																																														
02h	VREG2OUT*0.546	22h	VREG2OUT*0.432	42h	VREG2OUT*0.318	62h	VREG2OUT*0.204																																																																																																																																																																																																																																																																														
03h	VREG2OUT*0.543	23h	VREG2OUT*0.429	43h	VREG2OUT*0.315	63h	VREG2OUT*0.201																																																																																																																																																																																																																																																																														
04h	VREG2OUT*0.539	24h	VREG2OUT*0.425	44h	VREG2OUT*0.311	64h	VREG2OUT*0.197																																																																																																																																																																																																																																																																														
05h	VREG2OUT*0.536	25h	VREG2OUT*0.421	45h	VREG2OUT*0.307	65h	VREG2OUT*0.193																																																																																																																																																																																																																																																																														
06h	VREG2OUT*0.532	26h	VREG2OUT*0.418	46h	VREG2OUT*0.304	66h	VREG2OUT*0.190																																																																																																																																																																																																																																																																														
07h	VREG2OUT*0.528	27h	VREG2OUT*0.414	47h	VREG2OUT*0.300	67h	VREG2OUT*0.186																																																																																																																																																																																																																																																																														
08h	VREG2OUT*0.525	28h	VREG2OUT*0.411	48h	VREG2OUT*0.297	68h	VREG2OUT*0.183																																																																																																																																																																																																																																																																														
09h	VREG2OUT*0.521	29h	VREG2OUT*0.407	49h	VREG2OUT*0.293	69h	VREG2OUT*0.179																																																																																																																																																																																																																																																																														
0Ah	VREG2OUT*0.518	2Ah	VREG2OUT*0.404	4Ah	VREG2OUT*0.290	6Ah	VREG2OUT*0.176																																																																																																																																																																																																																																																																														
0Bh	VREG2OUT*0.514	2Bh	VREG2OUT*0.400	4Bh	VREG2OUT*0.286	6Bh	VREG2OUT*0.172																																																																																																																																																																																																																																																																														
0Ch	VREG2OUT*0.511	2Ch	VREG2OUT*0.397	4Ch	VREG2OUT*0.282	6Ch	VREG2OUT*0.168																																																																																																																																																																																																																																																																														
0Dh	VREG2OUT*0.507	2Dh	VREG2OUT*0.393	4Dh	VREG2OUT*0.279	6Dh	VREG2OUT*0.165																																																																																																																																																																																																																																																																														
0Eh	VREG2OUT*0.504	2Eh	VREG2OUT*0.389	4Eh	VREG2OUT*0.275	6Eh	VREG2OUT*0.161																																																																																																																																																																																																																																																																														
0Fh	VREG2OUT*0.500	2Fh	VREG2OUT*0.386	4Fh	VREG2OUT*0.272	6Fh	VREG2OUT*0.158																																																																																																																																																																																																																																																																														
10h	VREG2OUT*0.496	30h	VREG2OUT*0.382	50h	VREG2OUT*0.268	70h	VREG2OUT*0.154																																																																																																																																																																																																																																																																														
11h	VREG2OUT*0.493	31h	VREG2OUT*0.379	51h	VREG2OUT*0.265	71h	VREG2OUT*0.151																																																																																																																																																																																																																																																																														
12h	VREG2OUT*0.489	32h	VREG2OUT*0.375	52h	VREG2OUT*0.261	72h	VREG2OUT*0.147																																																																																																																																																																																																																																																																														
13h	VREG2OUT*0.486	33h	VREG2OUT*0.372	53h	VREG2OUT*0.258	73h	VREG2OUT*0.143																																																																																																																																																																																																																																																																														
14h	VREG2OUT*0.482	34h	VREG2OUT*0.368	54h	VREG2OUT*0.254	74h	VREG2OUT*0.140																																																																																																																																																																																																																																																																														
15h	VREG2OUT*0.479	35h	VREG2OUT*0.364	55h	VREG2OUT*0.250	75h	VREG2OUT*0.136																																																																																																																																																																																																																																																																														
16h	VREG2OUT*0.475	36h	VREG2OUT*0.361	56h	VREG2OUT*0.247	76h	VREG2OUT*0.133																																																																																																																																																																																																																																																																														
17h	VREG2OUT*0.471	37h	VREG2OUT*0.357	57h	VREG2OUT*0.243	77h	VREG2OUT*0.129																																																																																																																																																																																																																																																																														
18h	VREG2OUT*0.468	38h	VREG2OUT*0.354	58h	VREG2OUT*0.240	78h	VREG2OUT*0.126																																																																																																																																																																																																																																																																														
19h	VREG2OUT*0.464	39h	VREG2OUT*0.350	59h	VREG2OUT*0.236	79h	VREG2OUT*0.122																																																																																																																																																																																																																																																																														
1Ah	VREG2OUT*0.461	3Ah	VREG2OUT*0.347	5Ah	VREG2OUT*0.233	7Ah	VREG2OUT*0.119																																																																																																																																																																																																																																																																														
1Bh	VREG2OUT*0.457	3Bh	VREG2OUT*0.343	5Bh	VREG2OUT*0.229	7Bh	VREG2OUT*0.115																																																																																																																																																																																																																																																																														
1Ch	VREG2OUT*0.454	3Ch	VREG2OUT*0.340	5Ch	VREG2OUT*0.225	7Ch	VREG2OUT*0.111																																																																																																																																																																																																																																																																														
1Dh	VREG2OUT*0.450	3Dh	VREG2OUT*0.336	5Dh	VREG2OUT*0.222	7Dh	VREG2OUT*0.108																																																																																																																																																																																																																																																																														
1Eh	VREG2OUT*0.446	3Eh	VREG2OUT*0.332	5Eh	VREG2OUT*0.218	7Eh	VREG2OUT*0.104																																																																																																																																																																																																																																																																														
1Fh	VREG2OUT*0.443	3Fh	VREG2OUT*0.329	5Fh	VREG2OUT*0.215	7Fh	Inhibit																																																																																																																																																																																																																																																																														
Restriction	EXTC should be high to enable this command																																																																																																																																																																																																																																																																																				
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td><td>Yes</td></tr> <tr><td>Normal Mode ON, Idle Mode ON, Sleep OUT</td><td>Yes</td></tr> <tr><td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td><td>Yes</td></tr> <tr><td>Partial Mode ON, Idle Mode ON, Sleep OUT</td><td>Yes</td></tr> <tr><td>Sleep IN</td><td>Yes</td></tr> </tbody> </table>													Status	Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	Sleep IN	Yes																																																																																																																																																																																																																																																												
Status	Availability																																																																																																																																																																																																																																																																																				
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes																																																																																																																																																																																																																																																																																				
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes																																																																																																																																																																																																																																																																																				
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes																																																																																																																																																																																																																																																																																				
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes																																																																																																																																																																																																																																																																																				
Sleep IN	Yes																																																																																																																																																																																																																																																																																				

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Default		Status			Default Value	
		VCM[6:0]		nVM		
		Power ON Sequence	7'b0001111	1'b0		
		S/W Reset	7'b0001111	1'b0		

8.3.22. Level 3 Command Eable Control (CFh)

L3CMDEC (Level 3 Command Eable Control)																															
C4h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																		
Command	0	1	↑	XX	1	1	0	0	1	1	1	1	CFh																		
1 st Parameter	1	1	↑	XX	X	X	EN	X	X	X	X	X	00																		
2 nd Parameter	1	1	↑	XX	X	X	1	X	X	X	X	EXTC	20																		
Description	EN =0 Disable Command function including 3CH & 3EH 44H & 45H (default) EN =1 Enable Command function including 3CH & 3EH 44H & 45H EXTC =0 Disable all command function which need EXTC EXTC =1 Enable all command function which need EXTC																														
Restriction	EXTC should be high to enable this command																														
Register Availability	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="2">Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td colspan="2">Normal Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td colspan="2">Normal Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td colspan="2">Partial Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td colspan="2">Partial Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td colspan="2">Sleep IN</td> <td>Yes</td> </tr> </tbody> </table>													Status		Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT		Yes	Normal Mode ON, Idle Mode ON, Sleep OUT		Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT		Yes	Partial Mode ON, Idle Mode ON, Sleep OUT		Yes	Sleep IN		Yes
Status		Availability																													
Normal Mode ON, Idle Mode OFF, Sleep OUT		Yes																													
Normal Mode ON, Idle Mode ON, Sleep OUT		Yes																													
Partial Mode ON, Idle Mode OFF, Sleep OUT		Yes																													
Partial Mode ON, Idle Mode ON, Sleep OUT		Yes																													
Sleep IN		Yes																													
Default	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>EN</th> <th>EXTC</th> </tr> </thead> <tbody> <tr> <td>Power ON Sequence</td> <td>1'b0</td> <td>1'b0</td> </tr> <tr> <td>SW Reset</td> <td>1'b0</td> <td>1'b0</td> </tr> <tr> <td>HW Reset</td> <td>1'b0</td> <td>1'b0</td> </tr> </tbody> </table>													Status	Default Value		EN	EXTC	Power ON Sequence	1'b0	1'b0	SW Reset	1'b0	1'b0	HW Reset	1'b0	1'b0				
Status	Default Value																														
	EN	EXTC																													
Power ON Sequence	1'b0	1'b0																													
SW Reset	1'b0	1'b0																													
HW Reset	1'b0	1'b0																													

8.3.23. NV Memory Write (D0h)

NVMWR (NV Memory Write)																																												
D0h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																															
Command	0	1	↑	XX	1	1	0	1	0	0	0	0	D0h																															
1 st Parameter	1	1	↑	XX	0	0	0	0	PGM_ADR [3:0]				00																															
2 nd Parameter	1	1	↑	XX	PGM_DATA [7:0]							XX																																
Description	This command is used to program the NV memory data. After a successful MTP operation, the information of PGM_DATA [7:0] will be programmed to NV memory. PGM_ADR [3:0]: The select bits of ID1, ID2, ID3, VMF [6:0] and MADCTL programming.																																											
	<table border="1"> <thead> <tr> <th>PGM_ADR [3:0]</th><th>Programmed NV Memory Selection</th></tr> </thead> <tbody> <tr> <td>0 0 0 0</td><td>ID1 programming</td></tr> <tr> <td>0 0 0 1</td><td>ID2 programming</td></tr> <tr> <td>0 0 1 0</td><td>ID3 programming</td></tr> <tr> <td>0 1 0 0</td><td>VCM [6:0] programming</td></tr> <tr> <td>1 0 0 0</td><td>MADCTL programming</td></tr> <tr> <td colspan="2">Others</td><td>Reserved</td></tr> </tbody> </table> PGM_DATA [7:0]: The programmed data. When PGM_ADR [3:0]: 1000b The PGM_DATA [7:0]: <table border="1"> <tr> <td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td></tr> <tr> <td>X</td><td>X</td><td>ML</td><td>MY</td><td>MX</td><td>MV</td><td>BGR</td><td>REV</td></tr> </table>													PGM_ADR [3:0]	Programmed NV Memory Selection	0 0 0 0	ID1 programming	0 0 0 1	ID2 programming	0 0 1 0	ID3 programming	0 1 0 0	VCM [6:0] programming	1 0 0 0	MADCTL programming	Others		Reserved	D7	D6	D5	D4	D3	D2	D1	D0	X	X	ML	MY	MX	MV	BGR	REV
PGM_ADR [3:0]	Programmed NV Memory Selection																																											
0 0 0 0	ID1 programming																																											
0 0 0 1	ID2 programming																																											
0 0 1 0	ID3 programming																																											
0 1 0 0	VCM [6:0] programming																																											
1 0 0 0	MADCTL programming																																											
Others		Reserved																																										
D7	D6	D5	D4	D3	D2	D1	D0																																					
X	X	ML	MY	MX	MV	BGR	REV																																					
Restriction	EXTC should be high to enable this command																																											
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Normal Mode ON, Idle Mode ON, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Partial Mode ON, Idle Mode ON, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Sleep IN</td><td>Yes</td></tr> </tbody> </table>													Status	Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	Sleep IN	Yes																			
Status	Availability																																											
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes																																											
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes																																											
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes																																											
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes																																											
Sleep IN	Yes																																											
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th><th colspan="2">Default Value</th></tr> <tr> <th>PGM_ADR [3:0]</th><th>PGM_DATA [7:0]</th></tr> </thead> <tbody> <tr> <td>Power ON Sequence</td><td>4'b0000</td><td>MTP value</td></tr> <tr> <td>SW Reset</td><td>4'b0000</td><td>MTP value</td></tr> <tr> <td>HW Reset</td><td>4'b0000</td><td>MTP value</td></tr> </tbody> </table>													Status	Default Value		PGM_ADR [3:0]	PGM_DATA [7:0]	Power ON Sequence	4'b0000	MTP value	SW Reset	4'b0000	MTP value	HW Reset	4'b0000	MTP value																	
Status	Default Value																																											
	PGM_ADR [3:0]	PGM_DATA [7:0]																																										
Power ON Sequence	4'b0000	MTP value																																										
SW Reset	4'b0000	MTP value																																										
HW Reset	4'b0000	MTP value																																										

8.3.24. NV Memory Protection Key (D1h)

NVMPKEY (NV Memory Protection Key)																									
D1h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	1	1	0	1	0	0	0	1	D1h												
1 st Parameter	1	1	↑	XX	KEY [23:16]																				
2 nd Parameter	1	1	↑	XX	KEY [15:8]																				
3 rd Parameter	1	1	↑	XX	KEY [7:0]																				
Description	KEY [23:0]: NV memory programming protection key. When writing MTP data to D1h, this register must be set to 0x55AA66h to enable MTP programming. If D1h register is not written with 0x55AA66h, then NV memory programming will be aborted.																								
Restriction	EXTC should be high to enable this command																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Normal Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Sleep IN</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	Sleep IN	Yes
Status	Availability																								
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes																								
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes																								
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes																								
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes																								
Sleep IN	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power ON Sequence</td> <td>KEY [23:0]=55AA66h</td> </tr> <tr> <td>SW Reset</td> <td>KEY [23:0]=55AA66h</td> </tr> <tr> <td>HW Reset</td> <td>KEY [23:0]=55AA66h</td> </tr> </tbody> </table>													Status	Default Value	Power ON Sequence	KEY [23:0]=55AA66h	SW Reset	KEY [23:0]=55AA66h	HW Reset	KEY [23:0]=55AA66h				
Status	Default Value																								
Power ON Sequence	KEY [23:0]=55AA66h																								
SW Reset	KEY [23:0]=55AA66h																								
HW Reset	KEY [23:0]=55AA66h																								

8.3.25. NV Memory Status Read (D2h)

RDNVM (NV Memory Status Read)																																															
D2h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																		
Command	0	1	↑	XX	1	1	0	1	0	0	1	0	D2h																																		
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	XX																																		
2 nd Parameter	1	↑	1	XX	MADCTL_CNT [1:0]		ID3_CNT [1:0]		ID2_CNT [1:0]		ID1_CNT [1:0]		XX																																		
3 rd Parameter	1	↑	1	XX	BUSY	0	0	0	0	0	VCM_CNT [2:0]		XX																																		
Description	ID1_CNT [1:0] / ID2_CNT [1:0] / ID3_CNT [1:0] / MADCTL_CNT [1:0]: NV memory program record. The bits will increase “+1” automatically after writing the PGM_DATA [7:0] to NV memory.																																														
	<table border="1"> <thead> <tr> <th colspan="2">ID1_CNT [1:0] / ID2_CNT [1:0] ID3_CNT [1:0] / MADCTL_CNT [1:0]</th> <th>Description</th> </tr> <tr> <th colspan="2">Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>No Programmed</td></tr> <tr> <td>0</td><td>1</td><td>Programmed 1 time</td></tr> <tr> <td>1</td><td>1</td><td>Programmed 2 times</td></tr> </tbody> </table>													ID1_CNT [1:0] / ID2_CNT [1:0] ID3_CNT [1:0] / MADCTL_CNT [1:0]		Description	Status		Availability	0	0	No Programmed	0	1	Programmed 1 time	1	1	Programmed 2 times																			
ID1_CNT [1:0] / ID2_CNT [1:0] ID3_CNT [1:0] / MADCTL_CNT [1:0]		Description																																													
Status		Availability																																													
0	0	No Programmed																																													
0	1	Programmed 1 time																																													
1	1	Programmed 2 times																																													
VMF_CNT [2:0]: NV memory program record. The bits will increase “+1” automatically after writing the PGM_DATA [7:0] to NV memory.																																															
<table border="1"> <thead> <tr> <th colspan="3">VCM_CNT [2:0]</th> <th>Description</th> </tr> <tr> <th colspan="3">Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>0</td><td>No Programmed</td></tr> <tr> <td>0</td><td>0</td><td>1</td><td>Programmed 1 time</td></tr> <tr> <td>0</td><td>1</td><td>1</td><td>Programmed 2 times</td></tr> <tr> <td>1</td><td>1</td><td>1</td><td>Programmed 3 times</td></tr> </tbody> </table>													VCM_CNT [2:0]			Description	Status			Availability	0	0	0	No Programmed	0	0	1	Programmed 1 time	0	1	1	Programmed 2 times	1	1	1	Programmed 3 times											
VCM_CNT [2:0]			Description																																												
Status			Availability																																												
0	0	0	No Programmed																																												
0	0	1	Programmed 1 time																																												
0	1	1	Programmed 2 times																																												
1	1	1	Programmed 3 times																																												
Restriction	BUSY: The status bit of NV memory programming.																																														
	<table border="1"> <thead> <tr> <th>BUSY</th> <th>The Status of NV Memory</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Idle</td> </tr> <tr> <td>1</td> <td>Busy</td> </tr> </tbody> </table>													BUSY	The Status of NV Memory	0	Idle	1	Busy																												
BUSY	The Status of NV Memory																																														
0	Idle																																														
1	Busy																																														
Register Availability	<table border="1"> <thead> <tr> <th colspan="3">Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td> <td colspan="2"></td> <td>Yes</td> </tr> <tr> <td>Normal Mode ON, Idle Mode ON, Sleep OUT</td> <td colspan="2"></td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td> <td colspan="2"></td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode ON, Sleep OUT</td> <td colspan="2"></td> <td>Yes</td> </tr> <tr> <td>Sleep IN</td> <td colspan="2"></td> <td>Yes</td> </tr> </tbody> </table>													Status			Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT			Yes	Normal Mode ON, Idle Mode ON, Sleep OUT			Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT			Yes	Partial Mode ON, Idle Mode ON, Sleep OUT			Yes	Sleep IN			Yes										
Status			Availability																																												
Normal Mode ON, Idle Mode OFF, Sleep OUT			Yes																																												
Normal Mode ON, Idle Mode ON, Sleep OUT			Yes																																												
Partial Mode ON, Idle Mode OFF, Sleep OUT			Yes																																												
Partial Mode ON, Idle Mode ON, Sleep OUT			Yes																																												
Sleep IN			Yes																																												
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="6">Default Value</th> </tr> <tr> <th>MADCTL_CNT</th> <th>ID3_CNT</th> <th>ID2_CNT</th> <th>ID1_CNT</th> <th>VMF_CNT</th> <th>BUSY</th> </tr> </thead> <tbody> <tr> <td>Power ON Sequence</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> </tr> <tr> <td>SW Reset</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> </tr> <tr> <td>HW Reset</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> </tr> </tbody> </table>													Status	Default Value						MADCTL_CNT	ID3_CNT	ID2_CNT	ID1_CNT	VMF_CNT	BUSY	Power ON Sequence	X	X	X	X	X	X	SW Reset	X	X	X	X	X	X	HW Reset	X	X	X	X	X	X
Status	Default Value																																														
	MADCTL_CNT	ID3_CNT	ID2_CNT	ID1_CNT	VMF_CNT	BUSY																																									
Power ON Sequence	X	X	X	X	X	X																																									
SW Reset	X	X	X	X	X	X																																									
HW Reset	X	X	X	X	X	X																																									

8.3.26. Read ID4 (D3h)

RDID4 (Read ID4)																										
D3h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	0	1	↑	XX	1	1	0	1	0	0	1	1	D3h													
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	XX													
2 nd Parameter	1	↑	1	XX	0	0	0	0	0	0	0	0	00h													
3 rd Parameter	1	↑	1	XX	1	0	0	1	0	0	1	1	93h													
4 th Parameter	1	↑	1	XX	0	0	1	0	1	0	0	1	29h													
Description	Read IC device code. The 1 st parameter is dummy read period. The 4 th parameter mean the IC model name.																									
Restriction	EXTC should be high to enable this command																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Normal Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Sleep IN</td> <td>Yes</td> </tr> </tbody> </table>														Status	Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	Sleep IN	Yes
Status	Availability																									
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes																									
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes																									
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes																									
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes																									
Sleep IN	Yes																									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power ON Sequence</td> <td>24'h009329h</td> </tr> <tr> <td>SW Reset</td> <td>24'h009329h</td> </tr> <tr> <td>HW Reset</td> <td>24'h009329h</td> </tr> </tbody> </table>														Status	Default Value	Power ON Sequence	24'h009329h	SW Reset	24'h009329h	HW Reset	24'h009329h				
Status	Default Value																									
Power ON Sequence	24'h009329h																									
SW Reset	24'h009329h																									
HW Reset	24'h009329h																									

8.3.27. Get External Register for SPI (D9h)

XREG (Get External Register)																											
D9h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX														
Command	0	1	↑	XX	1	1	0	1	1	0	0	1	D9h														
1 st Parameter	1	1	↑	XX	0	0	0	ENSPI	SPI_EXT_ORD [3:0]				00														
Description	ENSPI : This command is used to enable the SPI interface to access the level 2 commands. SPI_EXT_ORD [3:0] : Th SPI will get the one desired parameter of the external register by setting this ordinal number.																										
	<pre> graph TD A[Read the level 2 command by SPI RXXh Nth Parameter] --> B[Set RD9h = 0x1Nh 1. ENABLE SPI Read External Register 2. Set Ordinal number N for RXXh Nth parameter] B --> C[Set RXXh SPI Read Command The first one parameter read out is RXXh Nth Parameter] C --> D([END]) </pre>																										
Restriction	EXTC should be high to enable this command																										
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Normal Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Sleep IN</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	Sleep IN	Yes		
Status	Availability																										
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes																										
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes																										
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes																										
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes																										
Sleep IN	Yes																										
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>ENSPI</th> <th>SPI_EXT_ORD [3:0]</th> </tr> </thead> <tbody> <tr> <td>Power ON Sequence</td> <td>1'b0</td> <td>4'b0000</td> </tr> <tr> <td>SW Reset</td> <td>1'b0</td> <td>4'b0000</td> </tr> <tr> <td>HW Reset</td> <td>1'b0</td> <td>4'b0000</td> </tr> </tbody> </table>													Status	Default Value		ENSPI	SPI_EXT_ORD [3:0]	Power ON Sequence	1'b0	4'b0000	SW Reset	1'b0	4'b0000	HW Reset	1'b0	4'b0000
Status	Default Value																										
	ENSPI	SPI_EXT_ORD [3:0]																									
Power ON Sequence	1'b0	4'b0000																									
SW Reset	1'b0	4'b0000																									
HW Reset	1'b0	4'b0000																									

8.3.28. Positive Gamma Correction (E0h)

E0h	PGAMCTRL (Positive Gamma Control)	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
Command	0	1	↑	XX	1	1	1	0	0	0	0	0	0	E0h											
1 st Parameter	1	1	↑	XX	X	X	X	X	VP0 [3:0]				05												
2 nd Parameter	1	1	↑	XX	X	X			VP1 [5:0]				08												
3 rd Parameter	1	1	↑	XX	X	X			VP2 [5:0]				0D												
4 th Parameter	1	1	↑	XX	X	X	X	X	VP4 [3:0]				07												
5 th Parameter	1	1	↑	XX	X	X	X		VP6 [4:0]				10												
6 th Parameter	1	1	↑	XX	X	X	X	X	VP13 [3:0]				08												
7 th Parameter	1	1	↑	XX	X				VP20 [6:0]				33												
8 th Parameter	1	1	↑	XX					VP27 [3:0]				35												
9 th Parameter	1	1	↑	XX	X				VP43 [6:0]				45												
10 th Parameter	1	1	↑	XX	X	X	X	X	VP50 [3:0]				04												
11 th Parameter	1	1	↑	XX	X	X	X		VP57 [4:0]				0B												
12 th Parameter	1	1	↑	XX	X	X	X	X	VP59 [3:0]				08												
13 th Parameter	1	1	↑	XX	X	X			VP61 [5:0]				1A												
14 th Parameter	1	1	↑	XX	X	XX			VP62 [5:0]				1D												
15 th Parameter	1	1	↑	XX	X	X	X	X	VP63 [3:0]				0F												
Description	Set the gray scale voltage to adjust the gamma characteristics of the TFT panel.																								
Restriction	EXTC should be high to enable this command																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Normal Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Sleep IN</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	Sleep IN	Yes
Status	Availability																								
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes																								
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes																								
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes																								
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes																								
Sleep IN	Yes																								
Default																									

8.3.29. Negative Gamma Correction (E1h)

NGAMCTRL (Negative Gamma Correction)																									
E1h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	1	1	1	0	0	0	0	1	E1h												
1 st Parameter	1	1	↑	XX	X	X	X	X	VN0 [3:0]				06												
2 nd Parameter	1	1	↑	XX	X	X	VN1 [5:0]						23												
3 rd Parameter	1	1	↑	XX	X	X	VN2 [5:0]						26												
4 th Parameter	1	1	↑	XX	X	X	X	X	VN4 [3:0]				00												
5 th Parameter	1	1	↑	XX	X	X	X	VN6 [4:0]				0C													
6 th Parameter	1	1	↑	XX	X	X	X	X	VN13 [3:0]				01												
7 th Parameter	1	1	↑	XX	X	VN20 [6:0]						39													
8 th Parameter	1	1	↑	XX	VN36 [3:0]				VN27 [3:0]				02												
9 th Parameter	1	1	↑	XX	X	VN43 [6:0]						4A													
10 th Parameter	1	1	↑	XX	X	X	X	X	VN50 [3:0]				02												
11 th Parameter	1	1	↑	XX	X	X	X	VN57 [4:0]				0C													
12 th Parameter	1	1	↑	XX	X	X	X	X	VN59 [3:0]				07												
13 th Parameter	1	1	↑	XX	X	X	VN61 [5:0]						31												
14 th Parameter	1	1	↑	XX	X	X	VN62 [5:0]						36												
15 th Parameter	1	1	↑	XX	X	X	X	X	VN63 [3:0]				0F												
Description	Set the gray scale voltage to adjust the gamma characteristics of the TFT panel.																								
Restriction	EXTC should be high to enable this command																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Normal Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Sleep IN</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	Sleep IN	Yes
Status	Availability																								
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes																								
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes																								
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes																								
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes																								
Sleep IN	Yes																								
Default																									

8.3.30. Digital Gamma Control 1 (E2h)

DGAMCTRL (Digital Gamma Control 1)																											
E2h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX														
Command	0	1	↑	XX	1	1	1	0	0	0	1	0	E2h														
1 st Parameter	1	1	↑	XX	RCA0 [3:0]				BCA0 [3:0]				XX														
:	1	1	↑	XX	RCAx [3:0]				BCAx [3:0]				XX														
16 th Parameter	1	1	↑	XX	RCA15 [3:0]				BCA15 [3:0]				XX														
Description	RCAx [3:0]: Gamma Macro-adjustment registers for red gamma curve. BCAx [3:0]: Gamma Macro-adjustment registers for blue gamma curve.																										
Restriction	EXTC should be high to enable this command																										
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Normal Mode ON, Idle Mode ON, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Partial Mode ON, Idle Mode ON, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Sleep IN</td><td>Yes</td></tr> </tbody> </table>													Status	Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	Sleep IN	Yes		
Status	Availability																										
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes																										
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes																										
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes																										
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes																										
Sleep IN	Yes																										
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>RCAx [3:0]</th> <th>BCAx [3:0]</th> </tr> </thead> <tbody> <tr> <td>Power ON Sequence</td> <td>TBD</td> <td>TBD</td> </tr> <tr> <td>SW Reset</td> <td>TBD</td> <td>TBD</td> </tr> <tr> <td>HW Reset</td> <td>TBD</td> <td>TBD</td> </tr> </tbody> </table>													Status	Default Value		RCAx [3:0]	BCAx [3:0]	Power ON Sequence	TBD	TBD	SW Reset	TBD	TBD	HW Reset	TBD	TBD
Status	Default Value																										
	RCAx [3:0]	BCAx [3:0]																									
Power ON Sequence	TBD	TBD																									
SW Reset	TBD	TBD																									
HW Reset	TBD	TBD																									

8.3.31. Digital Gamma Control 2(E3h)

DGAMCTRL (Digital Gamma Control 2)																											
E3h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX														
Command	0	1	↑	XX	1	1	1	0	0	0	1	1	E3h														
1 st Parameter	1	1	↑	XX	RFA0 [3:0]				BFA0 [3:0]				XX														
:	1	1	↑	XX	RFAx [3:0]				BFAx [3:0]				XX														
64 rd Parameter	1	1	↑	XX	RFA63 [3:0]				BFA63 [3:0]				XX														
Description	RFAx [3:0]: Gamma Micro-adjustment register for red gamma curve. BFAx [3:0]: Gamma Micro-adjustment register for blue gamma curve.																										
Restriction	EXTC should be high to enable this command																										
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Normal Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Partial Mode ON, Idle Mode ON, Sleep OUT</td> <td>Yes</td> </tr> <tr> <td>Sleep IN</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	Sleep IN	Yes		
Status	Availability																										
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes																										
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes																										
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes																										
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes																										
Sleep IN	Yes																										
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>RFAx [3:0]</th> <th>BFAx [3:0]</th> </tr> </thead> <tbody> <tr> <td>Power ON Sequence</td> <td>TBD</td> <td>TBD</td> </tr> <tr> <td>SW Reset</td> <td>TBD</td> <td>TBD</td> </tr> <tr> <td>HW Reset</td> <td>TBD</td> <td>TBD</td> </tr> </tbody> </table>													Status	Default Value		RFAx [3:0]	BFAx [3:0]	Power ON Sequence	TBD	TBD	SW Reset	TBD	TBD	HW Reset	TBD	TBD
Status	Default Value																										
	RFAx [3:0]	BFAx [3:0]																									
Power ON Sequence	TBD	TBD																									
SW Reset	TBD	TBD																									
HW Reset	TBD	TBD																									

8.3.32. Interface Control (F6h)

IFCTL (16bits Data Format Selection)																											
F6h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX														
Command	0	1	↑	XX	1	1	1	1	0	1	1	0	F6h														
1 st Parameter	1	1	↑	XX	MY_EOR	MX_EOR	MV_EOR	0	BGR_EOR	0	0	WE MODE	41														
2 nd Parameter	1	1	↑	XX	0	0	EPF [1]	EPF [0]	0	0	MDT [1]	MDT [0]	00														
3 rd Parameter	1	1	↑	XX	0	0	ENDIAN	0	DM [1]	DM [0]	RM	RIM	00														
Description	MY_EOR / MX_EOR / MV_EOR / BGR_EOR: The set value of MADCTL is used in the IC is derived as exclusive OR between 1st Parameter of IFCTL and MADCTL Parameter. MDT [1:0]: Select the method of display data transferring. WEMODE: Memory write control WEMODE=0: When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored. WEMODE=1: When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number will be reset, and the exceeding data will be written into the following column and page. ENDIAN: Select Little Endian Interface bit. At Little Endian mode, the host sends LSB data first.																										
	<table border="1"> <tr> <th>ENDIAN</th><th>Data transfer Mode</th></tr> <tr> <td>0</td><td>Normal (MSB first, default)</td></tr> <tr> <td>1</td><td>Little Endian (LSB first)</td></tr> </table>													ENDIAN	Data transfer Mode	0	Normal (MSB first, default)	1	Little Endian (LSB first)								
ENDIAN	Data transfer Mode																										
0	Normal (MSB first, default)																										
1	Little Endian (LSB first)																										
Note: Little Endian is valid on only 65K 8-bit and 9-bit MCU interface mode.																											
<p>Input Data</p> <p>1st transfer (Lower byte): DB[7], DB[6], DB[5], DB[4], DB[3], DB[2], DB[1], DB[0]</p> <p>2nd transfer (Upper byte): DB[7], DB[6], DB[5], DB[4], DB[3], DB[2], DB[1], DB[0]</p> <p>16-bit display Data (Before expanding to 18 bits data): R4, R3, R2, R1, R0; G5, G4, G3; G2, G1, G0; B4, B3, B2, B1, B0</p>																											
DM [1:0]: Select the display operation mode.																											
<table border="1"> <tr> <th>DM [1]</th><th>DM [0]</th><th>Display Operation Mode</th></tr> <tr> <td>0</td><td>0</td><td>Internal clock operation</td></tr> <tr> <td>0</td><td>1</td><td>RGB Interface Mode</td></tr> <tr> <td>1</td><td>0</td><td>VSYNC interface mode</td></tr> <tr> <td>1</td><td>1</td><td>Setting disabled</td></tr> </table>													DM [1]	DM [0]	Display Operation Mode	0	0	Internal clock operation	0	1	RGB Interface Mode	1	0	VSYNC interface mode	1	1	Setting disabled
DM [1]	DM [0]	Display Operation Mode																									
0	0	Internal clock operation																									
0	1	RGB Interface Mode																									
1	0	VSYNC interface mode																									
1	1	Setting disabled																									
The DM [1:0] setting allows switching between internal clock operation mode and external display interface operation mode. However, switching between the RGB interface operation mode and the VSYNC interface operation mode is prohibited.																											

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

RM: Select the interface to access the GRAM.


Set RM to "1" when writing display data by the RGB interface.

RM	Interface for RAM Access
0	System interface/VSYNC interface
1	RGB interface

RIM: Specify the RGB interface mode when the RGB interface is used. These bits should be set before display operation through the RGB interface and should not be set during operation.

RIM	COLMOD [6:4]	RGB Interface Mode
0	110 (262K color)	18- bit RGB interface (1 transfer/pixel)
	101 (65K color)	16- bit RGB interface (1 transfer/pixel)
1	110 (262K color)	6- bit RGB interface (3 transfer/pixel)
	101 (65K color)	6- bit RGB interface (3 transfer/pixel)

EPF [1:0]: 65K color mode data format.



EPF [1:0]	Expand 16 bbp (R,G,B) to 18 bbp (R,G,B)
00	MSB is inputted to LSB r [5:0] = {R [4:0], R [4]} g [5:0] = {G [5:0]} b [5:0] = {B [4:0], B [4]}

	01	<p>"0" is inputted to LSB $r[5:0] = \{R[4:0], 0\}$ $g[5:0] = \{G[5:0]\}$ $b[5:0] = \{B[4:0], 0\}$</p> <p>Exception: $R[4:0], B[4:0] = 5'h1F \rightarrow r[5:0], b[5:0] = 6'h3F$</p>																																							
	10	<p>"1" is inputted to LSB $r[5:0] = \{R[4:0], 1\}$ $g[5:0] = \{G[5:0]\}$ $b[5:0] = \{B[4:0], 1\}$</p> <p>Exception: $R[4:0], B[4:0] = 5'h00 \rightarrow r[5:0], b[5:0] = 6'h00$</p>																																							
	11	<p>Compare R[4:0], G[5:1], B[4:0] case: Case 1: $R=G=B \rightarrow r[5:0] = \{R[4:0], G[0]\}, g[5:0] = \{G[5:0]\}, b[5:0] = \{B[4:0], G[0]\}$ Case 2: $R=B \neq G \rightarrow r[5:0] = \{R[4:0], R[4]\}, g[5:0] = \{G[5:0]\}, b[5:0] = \{B[4:0], B[0]\}$ Case 3: $R=G \neq B \rightarrow r[5:0] = \{R[4:0], G[0]\}, g[5:0] = \{G[5:0]\}, b[5:0] = \{B[4:0], B[0]\}$ Case 4: $B=G \neq R \rightarrow r[5:0] = \{R[4:0], R[4]\}, g[5:0] = \{G[5:0]\}, b[5:0] = \{B[4:0], G[0]\}$</p>																																							
Restriction	EXTC should be high to enable this command																																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>ormal Mode ON, Idle Mode OFF, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Normal Mode ON, Idle Mode ON, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Partial Mode ON, Idle Mode OFF, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Partial Mode ON, Idle Mode ON, Sleep OUT</td><td>Yes</td></tr> <tr> <td>Sleep IN</td><td>Yes</td></tr> </tbody> </table>			Status	Availability	ormal Mode ON, Idle Mode OFF, Sleep OUT	Yes	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes	Sleep IN	Yes																										
Status	Availability																																								
ormal Mode ON, Idle Mode OFF, Sleep OUT	Yes																																								
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes																																								
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes																																								
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes																																								
Sleep IN	Yes																																								
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th><th colspan="6">Default Value</th></tr> <tr> <th>EPF [1:0]</th><th>MDT [1:0]</th><th>ENDIAN</th><th>WEMODE</th><th>DM [1:0]</th><th>RM</th><th>RIM</th></tr> </thead> <tbody> <tr> <td>Power ON Sequence</td><td>2'b00</td><td>2'b00</td><td>1'b0</td><td>1'b1</td><td>2'b00</td><td>1'b0</td><td>1'b0</td></tr> <tr> <td>SW Reset</td><td>2'b00</td><td>2'b00</td><td>1'b0</td><td>1'b1</td><td>2'b00</td><td>1'b0</td><td>1'b0</td></tr> <tr> <td>HW Reset</td><td>2'b00</td><td>2'b00</td><td>1'b0</td><td>1'b1</td><td>2'b00</td><td>1'b0</td><td>1'b0</td></tr> </tbody> </table>			Status	Default Value						EPF [1:0]	MDT [1:0]	ENDIAN	WEMODE	DM [1:0]	RM	RIM	Power ON Sequence	2'b00	2'b00	1'b0	1'b1	2'b00	1'b0	1'b0	SW Reset	2'b00	2'b00	1'b0	1'b1	2'b00	1'b0	1'b0	HW Reset	2'b00	2'b00	1'b0	1'b1	2'b00	1'b0	1'b0
Status	Default Value																																								
	EPF [1:0]	MDT [1:0]	ENDIAN	WEMODE	DM [1:0]	RM	RIM																																		
Power ON Sequence	2'b00	2'b00	1'b0	1'b1	2'b00	1'b0	1'b0																																		
SW Reset	2'b00	2'b00	1'b0	1'b1	2'b00	1'b0	1'b0																																		
HW Reset	2'b00	2'b00	1'b0	1'b1	2'b00	1'b0	1'b0																																		

8.4. Description of Level 3 Command


8.4.1. Write_Memory_Continue (3Ch)

Write_Memory_Continue													
3Ch	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	1	1	0	0	3Ch
1 st Parameter	1	1	↑	D1 [17..8]	D1 [7]	D1 [6]	D1 [5]	D1 [4]	D1 [3]	D1 [2]	D1 [1]	D1 [0]	000 3FF
X th Parameter	1	1	↑	Dx [17..8]	Dx [7]	Dx [6]	Dx [5]	Dx [4]	Dx [3]	Dx [2]	Dx [1]	Dx [0]	000 3FF
N th Parameter	1	1	↑	Dn [17..8]	Dn [7]	Dn [6]	Dn [5]	Dn [4]	Dn [3]	Dn [2]	Dn [1]	Dn [0]	000 3FF
Description	This command transfers image data from the host processor to the display module's frame memory continuing from the pixel location following the previous write_memory_continue or write_memory_start command. If set_address_mode B5 = 0: Data is written continuing from the pixel location after the write range of the previous write_memory_start or write_memory_continue. The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored. If set_address_mode B5 = 1: Data is written continuing from the pixel location after the write range of the previous write_memory_start or write_memory_continue. The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End column (EC) value and the page register equals the EP value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored. Sending any other command can stop frame Write. Frame Memory Access and Interface setting (B3h), WEMODE=0 When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored. Frame Memory Access and Interface setting (B3h), WEMODE=1 When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number will be reset, and the exceeding data will be written into the following column and page.												
Restriction	A write_memory_start should follow a set_column_address, set_page_address or set_address_mode to define the write address. Otherwise, data written with write_memory_continue is written to undefined addresses.												



Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>No</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	No
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	No												
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>Random value</td></tr> <tr> <td>SW Reset</td><td>No change</td></tr> <tr> <td>HW Reset</td><td>No change</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	Random value	SW Reset	No change	HW Reset	No change				
Status	Default Value												
Power On Sequence	Random value												
SW Reset	No change												
HW Reset	No change												
Flow Chart	<pre> graph TD A[Write_memory_continue] --> B{Image Data D1[17:0], D2[17:0] ..., Dn[17:0]} B --> C[Next Command] </pre> <div style="border: 1px dashed black; padding: 5px; margin-top: 10px;"> Legend <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer </div>												

8.4.2. Read_Memory_Continue (3Eh)

Read_Memory_Continue																									
3Eh	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	1	1	1	1	0	3Eh												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	D1 [17..8]	D1 [7]	D1 [6]	D1 [5]	D1 [4]	D1 [3]	D1 [2]	D1 [1]	D1 [0]	000 3FF												
x st Parameter	1	↑	1	Dx [17..8]	Dx [7]	Dx [6]	Dx [5]	Dx [4]	Dx [3]	Dx [2]	Dx [1]	Dx [0]	000 3FF												
N st Parameter	1	↑	1	Dn [17..8]	Dn [7]	Dn [6]	Dn [5]	Dn [4]	Dn [3]	Dn [2]	Dn [1]	Dn [0]	000 3FF												
Description	This command transfers image data from the display module's frame memory to the host processor continuing from the location following the previous read_memory_continue (3Eh) or read_memory_start (2Eh) command. If set_address_mode B5 = 0: Pixels are read continuing from the pixel location after the read range of the previous read_memory_start or read_memory_continue. The column register is then incremented and pixels are read from the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command.																								
Restriction	A read_memory_start should follow a set_column_address, set_page_address or set_address_mode to define the read location. Otherwise, data read with read_memory_continue is undefined.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Random data</td> </tr> <tr> <td>SW Reset</td> <td>No change</td> </tr> <tr> <td>HW Reset</td> <td>No change</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Random data	SW Reset	No change	HW Reset	No change				
Status	Default Value																								
Power On Sequence	Random data																								
SW Reset	No change																								
HW Reset	No change																								



8.4.3. Set_Tear_Scanline (44h)

Set_Tear_Scanline																									
44h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	1	0	0	0	1	0	0	44h												
1 st Parameter	1	1	↑	XX	0	0	0	0	0	0	0	STS [8]	00												
2 nd Parameter	1	1	↑	XX	STS [7]	STS [6]	STS [5]	STS [4]	STS [3]	STS [2]	STS [1]	STS [0]	00												
Description	<p>This command turns on the display Tearing Effect output signal on the TE signal line when the display reaches line STS.</p> <p>The TE signal is not affected by changing set_address_mode bit B4. The Tearing Effect Line On has one parameter that describes the Tearing Effect Output Line mode.</p>  <p>Note that set_tear_scanline with STS=0 is equivalent to set_tear_on with M=0.</p> <p>The Tearing Effect Output line shall be active low when the display module is in Sleep mode.</p>																								
Restriction	-																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>STS [8:0]=0000h</td> </tr> <tr> <td>SW Reset</td> <td>STS [8:0]=0000h</td> </tr> <tr> <td>HW Reset</td> <td>STS [8:0]=0000h</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	STS [8:0]=0000h	SW Reset	STS [8:0]=0000h	HW Reset	STS [8:0]=0000h				
Status	Default Value																								
Power On Sequence	STS [8:0]=0000h																								
SW Reset	STS [8:0]=0000h																								
HW Reset	STS [8:0]=0000h																								
Flow Chart	 <pre> graph TD A([TE Output On or Off]) --> B[set_tear_scanline] B --> C[/Send 1st parameter STS[8]/] C --> D[/Send 2nd parameter STS[7:0]/] D --> E([TE Output On the Nth line]) </pre>																								


8.4.4. Get_Scanline (45h)

Get_Scanline																									
45h	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	1	0	0	0	1	0	1	45h												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	XX	0	0	0	0	0	0	GTS [9]	GTS [8]	00												
3 rd Parameter	1	↑	1	XX	GTS [7]	GTS [6]	GTS [5]	GTS [4]	GTS [3]	GTS [2]	GTS [1]	GTS [0]	00												
Description	The display returns the current scan line, GTS, used to update the display device. The total number of scan lines on a display device is defined as VSYNC + VBP + VACT + VFP. The first scan line is defined as the first line of V-Sync and is denoted as Line 0. When in Sleep Mode, the value returned by get_scanline is undefined.																								
Restriction	None																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>GTS [9:0]</td> <td></td> </tr> <tr> <td>Power On Sequence</td> <td>GTS [9:0]=0000h</td> </tr> <tr> <td>SW Reset</td> <td>GTS [9:0]=0000h</td> </tr> <tr> <td>HW Reset</td> <td>GTS [9:0]=0000h</td> </tr> </tbody> </table>													Status	Default Value	GTS [9:0]		Power On Sequence	GTS [9:0]=0000h	SW Reset	GTS [9:0]=0000h	HW Reset	GTS [9:0]=0000h		
Status	Default Value																								
GTS [9:0]																									
Power On Sequence	GTS [9:0]=0000h																								
SW Reset	GTS [9:0]=0000h																								
HW Reset	GTS [9:0]=0000h																								
Flow Chart	<pre> graph TD A[get_scanline] --> B{Wait 3us} B --> C[/Dummy Read/] C --> D[/Send 1st parameter GTS[9:8]/] C --> E[/Send 2nd parameter GTS[7:0]/] style D fill:none,stroke:none style E fill:none,stroke:none legend Legend[Legend] Legend --- Command[Command] Legend --- Parameter[Parameter] Legend --- Display[Display] Legend --- Action[Action] Legend --- Mode[Mode] Legend --- Sequential[Sequential transfer] end </pre>																								

9. Display Data RAM

9.1. Configuration

The display data RAM stores display dots and consists of 1,382,400 bits (240x18x320 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC. There will be no abnormal visible effect on the display when there is a simultaneous panel read and interface read or write display data to the same location of the frame memory.




9.2. Memory to Display Address Mapping

9.2.1. Normal Display ON or Partial Mode ON, Vertical Scroll Mode OFF

In this mode, the content of frame memory within an area where column pointer is 0000h to 00EFh and page pointer is 0000h to 013Fh is displayed.

To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0, 0)




9.2.2. Vertical Scroll Mode


There is a vertical scrolling mode, which is determined by the commands “Vertical Scrolling Definition” (33h) and “Vertical Scrolling Start Address” (37h).

The Vertical Scroll Mode function is explained by these examples in the following.


TFA=2, VSA=318, BFA=0 when MADCTL ML bit = 0



TFA=2, VSA=316, BFA=2 when MADCTL ML bit = 0



TFA=2, VSA=316, BFA=4 when MADCTL ML bit = 0



Note: When Vertical Scrolling Definition Parameters ($TFA+VSA+BFA \neq 320$), Scrolling Mode is undefined.

9.2.3. Vertical Scroll Example


9.2.4. Case1: TFA+VSA+BFA < 320

This setting is prohibited, unless unexpected picture will be shown.



9.2.5. Case2: TFA+VSA+BFA = 320 (Rolling Scrolling)

The operation of Rolling Scrolling is explained by these examples in the following.


When TFA=0, VSA=320, BFA=0, VSCRSADD=40 and MADCTL ML bit = 1




When TFA=0, VSA=320, BFA=0, VSCRSADD=40 and MADCTL ML bit = 0




When TFA=30, VSA=290, BFA=0, VSCRSADD=80 and MADCTL ML bit = 0




When TFA=30, VSA=290, BFA=0, VSCRSADD=80 and MADCTL ML bit = 1



9.3. MCU to memory write/read direction



The data is written in the order illustrated above. The Counter which dictates where in the physical memory the data is to be written is controlled by "Memory Data Access Control" Command, Bits B5, B6, and B7 as described below.



B5	B6	B7	CASET	PASET
0	0	0	Direct to Physical Column Pointer	Direct to Physical Page Pointer
0	0	1	Direct to Physical Column Pointer	Direct to (319-Physical Page Pointer)
0	1	0	Direct to (319-Physical Column Pointer)	Direct to Physical Page Pointer
0	1	1	Direct to (319-Physical Column Pointer)	Direct to (319-Physical Page Pointer)
1	0	0	Direct to Physical Page Pointer	Direct to Physical Column Pointer
1	0	1	Direct to (319-Physical Page Pointer)	Direct to Physical Column Pointer
1	1	0	Direct to Physical Page Pointer	Direct to (319-Physical Column Pointer)
1	1	1	Direct to (319-Physical Page Pointer)	Direct to (319-Physical Column Pointer)
Condition			Column Counter	Page counter
When RAMWR/RAMRD command is accepted			Return to "Start column"	Return to "Start Page"
Complete Pixel Read/Write action			Increment by 1	No change
The Column values is large than "End Column"			Return to "Start column"	Increment by 1
The Page counter is large than "End Page"			Return to "Start column"	Return to "Start Page"


The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Note:

Data is always written to the Frame Memory in the same order, regardless of the Memory Write Direction set by MADCTL bits B7, B6 and B5. The write order for each pixel unit is

D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0

One pixel unit represents 1 column and 1 page counter value on the Frame Memory.




10. Tearing Effect Output

The Tearing Effect output line supplies to the MCU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect Signal is defined by the parameter of the Tearing Effect Line Off & On commands.

The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images.

10.1. Tearing Effect Line Modes


Mode 1, the Tearing Effect Output signal consists of V-Sync information only:



tvdh = The LCD display is not updated from the Frame Memory.


tvdl = The LCD display is updated from the Frame Memory (except Invisible Line – see below).

Mode 2, the tearing effect output signal consists of V-Sync and H-Sync information; there is one V-sync and 320 H-sync pulses per field:



thdh = The LCD display is not updated from the Frame Memory.


thdl = The LCD display is updated from the Frame Memory (except Invisible Line – see above).



Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.

10.2. Tearing Effect Line Timings

The tearing effect signal is described below:




AC characteristics of Tearing Effect Signal (Frame Rate = 60Hz)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Description
t_{vdI}	Vertical timing low duration	--	--	--	ms	
t_{vdh}	Vertical timing high duration	1000	--	--	us	
t_{hdl}	Horizontal timing low duration	--	--	--	us	
t_{hdh}	Horizontal timing high duration	--	--	500	us	

Note:

1. The timings in Table as above apply when MADCTL B4=0 and B4=1
2. The signal's rise and fall times (t_f , t_r) are stipulated to be equal to or less than 15ns.



The Tearing Effect Output Line is fed back to the MCU and should be used to avoid Tearing Effect.


11. Sleep Out – Command and Self-Diagnostic Functions of the Display Module

11.1. Register loading Detection

Sleep Out-command (Command “Sleep Out (11h)”) is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EV Memory(or similar device) to registers of the display controller is working properly.

If the register loading detection is successfully, there is inverted (= increased by 1) a bit, which is defined in command “Read Display Self-Diagnostic Result (0Fh)” (= RDDSDR) (The used bit of this command is D7). If it is failure, this bit (D7) is not inverted (= not increased by 1).

The flow chart for this internal function is following:




11.2. Functionality Detection

Sleep Out-command (Command “Sleep Out (11h)”) is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (e.g. booster voltage levels, timings, etc.) If functionality requirement is met, there is an inverted (= increased by 1) bit, which defined in command “Read Display Self- Diagnostic Result (0Fh)” (= RDDSDR) (The used bit of this command is D6). If functionality requirement is not same, this bit (D6) is not inverted (= increased by 1). The flow chart for this internal function is shown as below.

The flow chart for this internal function is following:



Note 1: There is needed 120msec after Sleep Out -command, when there is changing from Sleep In –mode to Sleep Out -mode, before there is possible to check if User's functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out –command is sent in Sleep Out -mode.

12. Power ON/OFF Sequence

IOVCC and VCI can be applied in any order.

VCI and IOVCC can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VCI and IOVCC must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, IOVCC or VCI can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.

Note 1: There will be no damage to the display module if the power sequences are not met.


Note 2: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.

Note 3: There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.

Note 4: If RESX line is not held stable by host during Power On Sequence as defined in Sections 12.1 and 12.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

12.1. Case 1 – RESX line is held High or Unstable by Host at Power ON

If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VCI and IOVCC have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.




trPWRESX1 is applied to RESX falling in the Sleep Out Mode
trPWRESX2 is applied to RESX falling in the Sleep In Mode

Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

12.2. Case 2 – RESX line is held Low by Host at Power ON

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10μsec after both VCI and IOVCC have been applied.



trPWRESX1 is applied to RESX falling in the Sleep Out Mode
trPWRESX2 is applied to RESX falling in the Sleep In Mode

Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.

12.3. Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. There will not be any damages for the display module or the display module will not cause any damages for the host or lines of the interface. At an uncontrolled power off event, ILI9340D will force the display to blank and will not be any abnormal visible effects within 1 second on the display and remains blank until "Power On Sequence" activates.

13. Power Level Definition

13.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

1. Normal Mode On (full display), Idle Mode Off, Sleep Out.

In this mode, the display is able to show maximum 262,144 colors.

2. Partial Mode On, Idle Mode Off, Sleep Out.

In this mode part of the display is used with maximum 262,144 colors.

3. Normal Mode On (full display), Idle Mode On, Sleep Out.

In this mode, the full display area is used but with 8 colors.

4. Partial Mode On, Idle Mode On, Sleep Out.

In this mode, part of the display is used but with 8 colors.

5. Sleep In Mode.


In this mode, the DC : DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with IOVCC power supply. Contents of the memory are safe.

6. Power Off Mode.

In this mode, both VCI and IOVCC are removed.

Note1: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.

13.2. Power Flow Chart



Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.

14. Gamma Curves Selection


ILI9340D provide four gamma curves (Gamma1.0, Gamma1.8, Gamma2.2 and Gamma2.5). The gamma curve can be selected by the GC0 to GC3 settings.

14.1. Gamma Default Values (T.B.D.)

Gamma Curves


14.1.1. Gamma Curve 1 (GC0), applies the function $y=x^{2.2}$

$$\text{G a m m a } y = x^{2.2}$$




14.1.2. Gamma Curve 2 (GC1), applies the function $y=x^{1.8}$

$$\text{G a m m a } y = x^{1.8}$$




14.1.3. Gamma Curve 3 (GC2), applies the function $y=x^{2.5}$

$$\text{G a m m a } y = x^{2.5}$$



14.1.4. Gamma Curve 4 (GC3), applies the function $y=x^{1.0}$

$$\text{G a m m a } y = x^1$$



15. Reset

15.1. Registers

The registers that are initialized are listed as below:

	After Powered ON	After Hardware Reset	After Software Reset
Frame Memory	Random	Repair data	No Change
Sleep	In	In	In
Display Mode	Normal	Normal	Normal
Display	Off	Off	Off
Idle	Off	Off	Off
Column Start Address	0000 h	0000 h	0000 h
Column End Address	00EF h	00EF h	If MADCTL's B5=0:00EF h If MADCTL's B5=1:013F h
Page Start Address	0000 h	0000 h	0000 h
Page End Address	013F h	013F h	If MADCTL's B5 = 0:013F h If MADCTL's B5=1:00EF h
Gamma Setting	GC0	GC0	GC0
Partial Area Start	0000 h	0000 h	0000 h
Partial Area End	013F h	013F h	013F h
Memory Data Access Control	00 h	00 h	No Change
RDDPM	08 h	08 h	08 h
RDDMADCTL	00 h	00 h	No Change
RDDCOLMOD	06 h	06 h	06 h
RDDIM	00 h	00 h	00 h
RDDSM	00 h	00 h	00 h
RDDSDR	00 h	00 h	00 h
TE Output Line	Off	Off	Off
TE Line Mode	Mode 1 (Note 3)	Mode 1 (Note 3)	Mode 1 (Note 3)

Note 1: There will be no abnormal visible effects on the display when S/W or H/W Resets are applied.

Note 2: After Powered-On Reset finishes within 10μs after both VCI & IOVCC are applied.

Note 3: Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.

15.2. Output Pins, I/O Pins


	After Power ON	After Hardware Reset	After Software Reset
TE line	Low	Low	Low
D[17:0] (output driver)	Hi-Z (Inactive)	Hi-Z (Inactive)	Hi-Z (Inactive)

Note 1: There will be no output from D [17:0] during Power ON/OFF sequence, hardware reset and software reset.

15.3. Input Pins

	During Power ON Process	After Power ON	After Hardware Reset	After Software Reset	During Power OFF Process
RESX	See Chapter 12	Input valid	Input valid	Input valid	See Chapter 12
CSX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D[17:0] (input driver)	Input invalid	Input valid	Input valid	Input valid	Input invalid

15.4. Reset Timing



Signal	Symbol	Parameter	Min	Max	Unit
RESX	t_{RW}	Reset pulse duration	10		uS
	t_{RT}	Reset cancel		5 (note 1,5)	mS
				120 (note 1,6,7)	mS


Note 1: The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NV memory to registers. This loading is done every time when there is HW reset cancel time (t_{RT}) within 5 ms after a rising edge of RESX.

Note 2: Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below: -

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

Note 3: During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out -mode. The display remains the blank state in Sleep In -mode.) And then return to Default condition for Hardware Reset.

Note 4: Spike Rejection also applies during a valid reset pulse as shown below:




Note 5: When Reset applied during Sleep In Mode.

Note 6: When Reset applied during Sleep Out Mode.

Note 7: It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

16. Configuration of Power Supply Circuit




The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

The Following tables shows specifications of external elements connected to the ILI9340D's power supply circuit.

Items	Recommended Specification	Pin connection
Capacity 1uF (B characteristics)	6.3V	DDVDH, DDVDL
	6.3V	C11P/N, C12P/N, C41P/N
	25V	VGL, VGH,C21P/N

17. NV Memory Programming Flow



18. Electrical Characteristics

18.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When ILI9340D is used out of the absolute maximum ratings, ILI9340D may be permanently damaged. To use ILI9340D within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, ILI9340D will malfunction and cause poor reliability.

Item	Symbol	Unit	Value
Supply voltage	VCI	V	-0.3 ~ +4.6
Supply voltage (Logic)	IOVCC	V	-0.3 ~ +4.6
Supply voltage (Digital)	VCORE	V	-0.3 ~ +2.4
Driver supply voltage	VGH-VGL	V	-0.3 ~ +32.0
Logic input voltage range	VIN	V	-0.3 ~ IOVCC + 0.5
Logic output voltage range	VO	V	-0.3 ~ IOVCC + 0.5
Operating temperature	Topr	°C	-40 ~ +80
Storage temperature	Tstg	°C	-55 ~ +110

Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

18.2. DC Characteristics

18.2.1. General DC Characteristics

Item	Symbol	Unit	Condition	Min.	Typ.	Max.	Note
Power and Operation Voltage							
Analog Operating Voltage	VCI	V	Operating voltage	2.5	2.8	3.3	Note2
Logic Operating Voltage	IOVCC	V	I/O supply voltage	1.65	2.8	3.3	Note2
Digital Operating voltage	VCORE	V	Digital supply voltage	-	1.5	-	Note2
Gate Driver High Voltage	VGH	V	-	10.0	-	16.0	Note3
Gate Driver Low Voltage	VGL	V	-	-16.0	-	-9.0	Note3
Driver Supply Voltage	-	V	VGH-VGL	19	-	32	Note3
Input and Output							
Logic High Level Input Voltage	VIH	V	-	0.7*IOVCC	-	IOVCC	Note1,2,3
Logic Low Level Input Voltage	VIL	V	-	GND	-	0.3*IOVCC	Note1,2,3
Logic High Level Output Voltage	VOH	V	IOL=-1.0mA	0.7*IOVCC	-	IOVCC	Note1,2,3
Logic Low Level Output Voltage	VOL	V	IOL=1.0mA	GND	-	0.3*IOVCC	Note1,2,3
Logic Input Leakage Current	ILEA	uA	VIN=IOVCC or GND	-0.1	-	+0.1	Note1,2,3
VCOM Operation							
VCOM Amplitude	VCOMA	V		-2.0	-	-0.4	Note3
Source Driver							
Source Output Range	Vsout	V	-	0.1	-	DDVDH-0.1	Note4
Positive Gamma Reference Voltage	VREG1OUT	V	-	3.6	-	5.5	Note3

Note 1: IOVCC=1.65 to 3.3V, VCI=2.5 to 3.3V, AGND=GND=0V, Ta=-30 to 70 (to +80 no damage) °C.

Note2: Please supply digital IOVCC voltage equal or less than analog VCI voltage.


Note3: CSX, RDX, WRX, D[17:0], D/CX, RESX, TE, DOTCLK, VSYNC, HSYNC, DE, SDA, SCL, IM3, IM2, IM1, IM0, and Test pins.

Note4: When the measurements are performed with LCD module. Measurement Points are like Note3.

Note5: Source channel loading = 10pF/channel, Gate channel loading = 50pF/channel


18.3. AC Characteristics

18.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080-I system)




Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
	taht	Address hold time (Write/Read)	10	-	ns	
CSX	tch	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	twc	Write cycle	66	-	ns	
	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
RDX (FM)	trcfm	Read Cycle (FM)	450	-	ns	
	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
RDX (ID)	trc	Read cycle (ID)	160	-	ns	
	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D[17:0], D[15:0], D[8:0], D[7:0]	tdst	Write data setup time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	tdht	Write data hold time	10	-	ns	
	trat	Read access time	-	40	ns	
	tratfm	Read access time	-	340	ns	
	trod	Read output disable time	20	80	ns	

Note: $T_a = -30$ to 70 °C, $IOVCC=1.65V$ to $3.3V$, $VCI=2.5V$ to $3.3V$, $GND=0V$




CSX timings :




Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Write to read or read to write timings:




Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

18.3.2. Display Parallel 18/16/9/8-bit Interface Timing Characteristics(8080-II system)




Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
	taht	Address hold time (Write/Read)	10	-	ns	
CSX	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	twc	Write cycle	66	-	ns	
	twrh	Write Control pulse H duration	15	-	ns	
	twrh	Write Control pulse L duration	15	-	ns	
RDX (FM)	trcfm	Read Cycle (FM)	450	-	ns	
	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
RDX (ID)	trc	Read cycle (ID)	160	-	ns	
	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D[17:0], D[17:10]&D[8:1], D[17:10], D[17:9]	tdst	Write data setup time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	tdht	Write data hold time	10	-	ns	
	trat	Read access time	-	40	ns	
	tratfm	Read access time	-	340	ns	
	trod	Read output disable time	20	80	ns	

Note: $T_a = -30$ to 70 °C, $I_{OVCC}=1.65V$ to $3.3V$, $V_{CI}=2.5V$ to $3.3V$, $GND=0V$.




CSX timins :




Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Write to read or read to write timings:




Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

18.3.3. Display Serial Interface Timing Characteristics (3-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
SCL	tscycw	Serial Clock Cycle (Write)	66	-	ns	
	tshw	SCL "H" Pulse Width (Write)	33	-	ns	
	tslw	SCL "L" Pulse Width (Write)	33	-	ns	
	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	75	-	ns	
	tslr	SCL "L" Pulse Width (Read)	75	-	ns	
SDA / SDI (Input)	tsds	Data setup time (Write)	30	-	ns	
	tsdh	Data hold time (Write)	30	-	ns	
SDA / SDO (Output)	tacc	Access time (Read)	10	-	ns	
	toh	Output disable time (Read)	10	70	ns	
CSX	tscc	SCL-CSX	20	-	ns	
	tchw	CSX "H" Pulse Width	40	-	ns	
	tcss	CSX-SCL Time(write)	15	-	ns	
	tcsh	CSX-SCL Time(read)	15	-	ns	

Note: Ta = 25 °C, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=GND=0V




18.3.4. Display Serial Interface Timing Characteristics (4-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
CSX	tcss	Chip select time (Write)	15	-	ns	
	tcss	Chip select hold time (write)	15	-	ns	
SCL	t _{wc}	Serial clock cycle (Write)	66	-	ns	
	t _{wrh}	SCL "H" pulse width (Write)	33	-	ns	
	t _{wrl}	SCL "L" pulse width (Write)	33	-	ns	
	t _{rc}	Serial clock cycle (Read)	150	-	ns	
	t _{rdh}	SCL "H" pulse width (Read)	75	-	ns	
	t _{rdl}	SCL "L" pulse width (Read)	75	-	ns	
D/CX	t _{as}	D/CX setup time	10	-		
	t _{ah}	D/CX hold time (Write / Read)	10	-		
SDA / SDI (Input)	t _{ds}	Data setup time (Write)	30	-	ns	
	t _{dh}	Data hold time (Write)	30	-	ns	
SDA / SDO (Output)	t _{acc}	Access time (Read)	10	-	ns	For maximum CL=30pF
	t _{od}	Output disable time (Read)	10	70	ns	For minimum CL=8pF

Note: $T_a = 25^\circ C$, $IOVCC=1.65V$ to $3.3V$, $VCI=2.5V$ to $3.3V$, $AGND=GND=0V$




18.3.5. Parallel 18/16/6-bit RGB Interface Timing Characteristics



Signal	Symbol	Parameter	min	max	Unit	Description
VSYNC / HSYNC	t_{SYNCS}	VSYNC/HSYNC setup time	15	-	ns	18/16-bit bus RGB interface mode
	t_{SYNCH}	VSYNC/HSYNC hold time	15	-	ns	
DE	t_{ENS}	DE setup time	15	-	ns	18/16-bit bus RGB interface mode
	t_{ENH}	DE hold time	15	-	ns	
D[17:0]	t_{POS}	Data setup time	15	-	ns	18/16-bit bus RGB interface mode
	t_{PDH}	Data hold time	15	-	ns	
DOTCLK	PWDH	DOTCLK high-level period	33	-	ns	18/16-bit bus RGB interface mode
	PWDL	DOTCLK low-level period	33	-	ns	
	t_{CYCD}	DOTCLK cycle time(18 bit)	66	-	ns	
	t_{CYCD}	DOTCLK cycle time(6/6/6 bit)	50	-	ns	
VSYNC / HSYNC	t_{rgbf}, t_{rgbr}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	6-bit bus RGB interface mode
	t_{SYNCS}	VSYNC/HSYNC setup time	15	-	ns	
DE	t_{SYNCH}	VSYNC/HSYNC hold time	15	-	ns	6-bit bus RGB interface mode
	t_{ENS}	DE setup time	15	-	ns	
D[17:0]	t_{ENH}	DE hold time	15	-	ns	6-bit bus RGB interface mode
	t_{POS}	Data setup time	15	-	ns	
DOTCLK	t_{PDH}	Data hold time	15	-	ns	6-bit bus RGB interface mode
	PWDH	DOTCLK high-level pulse period	25	-	ns	
	PWDL	DOTCLK low-level pulse period	25	-	ns	
	t_{CYCD}	DOTCLK cycle time	50	-	ns	
VSYNC / HSYNC	t_{rgbf}, t_{rgbr}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	6-bit bus RGB interface mode

Note: $T_a = -30$ to 70 °C, $IOVCC=1.65V$ to $3.3V$, $VCI=2.5V$ to $3.3V$, $AGND=GND=0V$



19. Revision History

Version No.	Date	Page	Description
V0.01	2010/07/13	All	New Created